IP1000A LF
Preliminary Data Sheet
7/75
July 5, 2005
Copyright © 2005, IC Plus Corp.
IP1000A LF-DS-R08
PIN Description (continued)
Pin no.
Label
Type
Description
Main Clock
31
X2
O
Reference Clock.
25 MHz crystal reference.
32
X1
I
Reference Clock.
25 MHz crystal reference or oscillator input.
PCI interface
60
VDET
I
Power Detect.
The IP1000A LF detects whether PCI bus power supply is
available or not from this pin.
59
INTAN
O
Interrupt Request, asserted LOW.
The IP1000A LF asserts INTAN to request an interrupt,
when any one of the programmed interrupt event occurs.
61
RSTN
I
Reset, asserted LOW.
RSTN will cause the IP1000A LF to reset all of its functional
blocks. RSTN must be asserted for a minimum duration of
10 PCICLK cycles. While RSTN is asserted, the IP1000A
LF PCI interface is placed in an isolated state. When the
IP1000A LF PCI bus is isolated, all PCI output and
bi-directional signals are placed in a high impedance state,
and all inputs are ignored. The IP1000A LF will remain in a
reset
state
for
approximately
380ns
following
the
de-assertion of RSTN.
63
PMEN
O
Wake Event, assertion level is programmable. The
IP1000A LF asserts PMEN to signal the detection of a wake
event. The PMEN signal eventually drives the PCI bus
PME# signal, but not intended to be directly connected to
PME#. See the PCI Bus Power Management Interface
Specification for details on generating PME# from PMEN.
108
PAR
I/O
Parity.
PCI Bus parity is even across bits 0 through 31 of AD and
bits 0 through 3 of CBEN. The IP1000A LF generates PAR
during address and write data phases as a bus master, and
during read data phase as a target. It checks for correct
parity during read data phase as bus master, during every
address phase as a bus slave, and during write data phases
as a target.
100
FRAMEN
I/O
PCI Bus Cycle Frame, asserted LOW.
FRAMEN is asserted at the beginning of the address phase
of the bus transaction and de-asserted before the final
transfer of the data phase of the transaction.
102
TRDYN
I/O
Target Ready, asserted LOW.
A bus target asserts TRDYN to indicate valid read data
phases, and to indicate it is ready to accept data during
write data phases. A bus master will monitor TRDYN.
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
