数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP1726LF-DS-R03 数据表(PDF) 7 Page - List of Unclassifed Manufacturers

部件名 IP1726LF-DS-R03
功能描述  26-port 10/100M Smart Switch Controller
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC2 [List of Unclassifed Manufacturers]
网页  
标志 ETC2 - List of Unclassifed Manufacturers

IP1726LF-DS-R03 数据表(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button IP1726LF-DS-R03 Datasheet HTML 3Page - List of Unclassifed Manufacturers IP1726LF-DS-R03 Datasheet HTML 4Page - List of Unclassifed Manufacturers IP1726LF-DS-R03 Datasheet HTML 5Page - List of Unclassifed Manufacturers IP1726LF-DS-R03 Datasheet HTML 6Page - List of Unclassifed Manufacturers IP1726LF-DS-R03 Datasheet HTML 7Page - List of Unclassifed Manufacturers IP1726LF-DS-R03 Datasheet HTML 8Page - List of Unclassifed Manufacturers IP1726LF-DS-R03 Datasheet HTML 9Page - List of Unclassifed Manufacturers IP1726LF-DS-R03 Datasheet HTML 10Page - List of Unclassifed Manufacturers IP1726LF-DS-R03 Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 33 page
background image
IP1726 LF
Preliminary Data Sheet
7/33
Jun 15, 2005
Copyright © 2003, IC Plus Corp.
IP1726 LF-DS-R06
Pin description (continued)
Pin No.
Label
Type
Description
MII/Reverse MII
95
M1TXEN
O
1st MII (port 25) transmit enable
94, 93, 92, 91
M1TXD[3:0]
O
1st MII (port 25) transmit data output
84
M1RXDV
I
1st MII (port 25)receive valid
88, 87, 86, 85
M1RXD[3:0]
I
1st MII (port 25) receive data input
90
M1TXC
I/O
1st MII (port 25) transmit clock. Input for normal (MAC
mode) MII. Output for reverse (PHY mode) MII
89
M1RXC
I/O
1st MII (port 25) receive clock. Input for normal (MAC
mode) MII. Output for reverse (PHY mode) MII.
111
M2TXEN
O
2nd MII(port 26) transmit enable
110,109,108,
107
M2TXD[3:0]
O
2nd MII(port 26) transmit data output
98
M2RXDV
I
2nd MII(port 26) receive valid
104,103,100,
99
M2RXD[3:0]
I
2nd MII (port 26) receive data input
106
M2TXC
I/O
2nd MII (port 26) transmit clock. Input for normal (MAC
mode) MII. Output for reverse (PHY mode) MII
105
M2RXC
I/O
2nd MII (port 26) receive clock. Input for normal (MAC
mode) MII. Output for reverse (PHY mode) MII.
112
M2COL
I/O
2nd MII (port 26) collision input. Input for normal MII
Output for reverse MII
13
MDC
O
Clock for serial management bus. It’s recommended to
add a 30pf capacitor to ground for noise filetrring.
14
MDIO
I/O
I/O data for serial manment bus. It’s recommended to
add a 4.7K pull up resistor connecting to VDD and a
30pf capacitor connecting to ground.
Miscellaneous
70
X1/OSCI
I
Crystal/ Oscillator 25MHz input
71
X2
O
Crystal output
72
RESETB
I
System reset (low active). Should be kept at “low” for at
least 10 microseconds.
75
SCL
O, PU Serial EEPROM clock output
76
SDA
I/O,PU Serial EEPROM data
78
SCPUC
I, PU
Serial CPU access clock input. Please see the section
of “Programming the Internal Register” for the usage of
SCPUC and SCPUIO.
79
SCPUIO
I/O,
PU
Serial CPU data
77
INTB
O, PU Interrupt output. Active low.
74
TEST
O, PD Test mode control. Keep this pin unconnected for
normal operation.
73
IO_PWR
I
Power selection for I/O pad. 0:1.8V; 1:3.3V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com