102 / 111 page

IP175C/IP175C LF/IP175CH/IP175CH LF
Data Sheet
3.3
AC Timing
3.3.1
Reset Timing
Description
Min.
Typ.
Max.
Unit
X1 valid period before reset released
10
-
-
ms
Reset period
10
-
-
ms
MII clock comes out period after
reset released
-
1
-
µs
VCC
Power on
OSCI (X1)
resetb
Reset period
MII clock
Reset released
MII clock comes out period after reset released
X1 valid period before reset released
3.3.2
PHY Mode MII Timing
a. Transmit Timing Requirements
Symbol
Description
Min.
Typ.
Max.
Unit
TTxClk
Transmit clock period 100M MII
-
40
-
ns
TTxClk
Transmit clock period 10M MII
-
400
-
ns
TsTxClk
TXEN, TXD to MII_TXCLK setup time
2
-
-
ns
ThTxClk
TXEN, TXD to MII_TXCLK hold time
0.5
-
-
ns
MII_ T X C L K
TX E N , TX D[3 :0 ]
T sTxClk
T hTxClk
T TxClk
Mar 09, 2007
102/111
Copyright © 2004, IC Plus Corp.
IP175C/IP175CH-DS-R14