| 数据搜索系统,热门电子元器件搜索 |
|
BQ20Z40-R1PW 数据表(PDF) 2 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
BQ20Z40-R1PW 数据表(HTML) 2 Page - Texas Instruments |
|
2 / 22 page ![]() bq20z40-R1 SLUS993A – DECEMBER 2009 – REVISED MARCH 2011 www.ti.com THERMAL INFORMATION bq20z40-R1 THERMAL METRIC(1) TSSOP (PW) QFN (RSM) UNITS 20 PINS 32 PINS θJA, High K Junction-to-ambient thermal 89.5 37.4 resistance(2) θJC (top) Junction-to-case(top) thermal 23.4 30.6 resistance(3) θJB Junction-to-board thermal 41.0 7.7 resistance(4) °C/W ψJT Junction-to-top characterization 0.9 0.4 parameter(5) ψJB Junction-to-board characterization 40.5 7.5 parameter(6) θJC (bottom) Junction-to-case(bottom) thermal n/a 2.6 resistance(7) (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a. (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88. (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8. (5) The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θJA, using a procedure described in JESD51-2a (sections 6 and 7). (6) The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θJA , using a procedure described in JESD51-2a (sections 6 and 7). (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88. 2 Submit Documentation Feedback Copyright © 2009–2011, Texas Instruments Incorporated Product Folder Link(s) :bq20z40-R1 Not Recommended for New Designs |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |