NC

SMBC

NC

NC

NC

SDATA

SCLK

VSS

NC

NC

VCELL +

VCELL–

NC

XALERT

TS2

TS1

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

bq20z40-R1

SLUS993A

– DECEMBER 2009 – REVISED MARCH 2011

www.ti.com

TSSOP (PW) PIN CONFIGURATIONS (continued)

PIN

I/O(1)

DESCRIPTION

NO.

NAME

5

PRES

I

Active low input to sense system insertion. Typically requires additional ESD protection.

Active low input to detect secondary protector output status, and to allow the bq20z40-R1 to report

6

PFIN

I

the status of the 2nd level protection output

7

SAFE

O

Active high output to enforce additional level of safety protection; e.g., fuse blow

SMBus data open-drain bidirectional pin used to transfer address and data to and from the

8

SMBD

I/OD

bq20z40-R1

9

NC

—

Not used

—leave floating

10

SMBC

I/OD

SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq20z40-R1

11

SDATA

I/O

Data transfer to and from bq29330

12

SCLK

I/O

Communication clock to the bq29330

13

VSS

—

Connected I/O pin to VSS

Connections for a small-value sense resistor to monitor the battery charge- and discharge-current

14

SRP

IA

flow

Connections for a small-value sense resistor to monitor the battery charge- and discharge-current

15

SRN

IA

flow

Master reset input that forces the device into reset when held low. Must be held high for normal

16

MRST

I

operation

17

VSS

P

Negative Supply Voltage

18

VCC

P

Positive Supply Voltage

19

VCELL+

I

Input from bq29330 used to read a scaled value of individual cell voltages

20

VCELL

–

I

Input from bq29330 used to read a scaled value of individual cell voltages

QFN (RSM) PIN FUNCTIONS

QFN (RSM)

(TOP VIEW)

4

Submit Documentation Feedback

Copyright

© 2009–2011, Texas Instruments Incorporated

Product Folder Link(s) :bq20z40-R1

Not Recommended for New Designs