数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DAC8564 数据表(PDF) 5 Page - Texas Instruments

部件名 DAC8564
功能描述  12-Bit, Quad Channel, Ultra-Low Glitch, Voltage Output Digital-to-Analog Converter with 2.5V, 2ppm/°C Internal Reference
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

DAC8564 数据表(HTML) 5 Page - Texas Instruments

  DAC8564 Datasheet HTML 1Page - Texas Instruments DAC8564 Datasheet HTML 2Page - Texas Instruments DAC8564 Datasheet HTML 3Page - Texas Instruments DAC8564 Datasheet HTML 4Page - Texas Instruments DAC8564 Datasheet HTML 5Page - Texas Instruments DAC8564 Datasheet HTML 6Page - Texas Instruments DAC8564 Datasheet HTML 7Page - Texas Instruments DAC8564 Datasheet HTML 8Page - Texas Instruments DAC8564 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 51 page
background image
DAC7565
V
A
OUT
V
B
OUT
V
H/V
OUT
REF
REF
AV
DD
LDAC
ENABLE
RSTSEL
RST
1
2
3
4
16
15
14
13
V
L
REF
GND
V
OUTC
5
6
7
V
OUTD
8
IOV
DD
D
IN
12
11
10 SCLK
SYNC
9
DAC7565
www.ti.com
SBAS412B
– FEBRUARY 2008 – REVISED MARCH 2011
PIN CONFIGURATIONS
PW PACKAGE
TSSOP-16
(Top View)
PIN DESCRIPTIONS
PIN
NAME
DESCRIPTION
1
VOUTA
Analog output voltage from DAC A
2
VOUTB
Analog output voltage from DAC B
VREFH/
3
Positive reference input / reference output 2.5V if internal reference used.
VREFOUT
4
AVDD
Power-supply input, 2.7V to 5.5V
5
VREFL
Negative reference input
6
GND
Ground reference point for all circuitry on the part
7
VOUTC
Analog output voltage from DAC C
8
VOUTD
Analog output voltage from DAC D
Level-triggered control input (active low). This input is the frame synchronization signal for the input data. When SYNC
goes low, it enables the input shift register, and data are sampled on subsequent falling clock edges. The DAC output
9
SYNC
updates following the 24th clock. If SYNC is taken high before the 24th clock edge, the rising edge of SYNC acts as
an interrupt, and the write sequence is ignored by the DAC7565. Schmitt-Trigger logic input.
10
SCLK
Serial clock input. Data can be transferred at rates up to 50MHz. Schmitt-Trigger logic input.
Serial data input. Data are clocked into the 24-bit input shift register on each falling edge of the serial clock input.
11
DIN
Schmitt-Trigger logic input.
12
IOVDD
Digital input-output power supply
Asynchronous reset. Active low. If RST is low, all DAC channels reset either to zero-scale (RSTSEL = 0) or to
13
RST
mid-scale (RSTSEL = 1)
14
RSTSEL
Reset select. If RSTSEL is low, input coding is binary; if high = two
's complement.
15
ENABLE
The enable pin (active low) connects the SPI interface to the serial port
16
LDAC
Load DACs; rising edge triggered, loads all DAC registers
Copyright
© 2008–2011, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s): DAC7565



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com