数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LP8550TLE/NOPB 数据表(PDF) 5 Page - Texas Instruments

部件名 LP8550TLE/NOPB
功能描述  LP8550 High-Efficiency LED Backlight Driver for Notebooks
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

LP8550TLE/NOPB 数据表(HTML) 5 Page - Texas Instruments

  LP8550TLE/NOPB Datasheet HTML 1Page - Texas Instruments LP8550TLE/NOPB Datasheet HTML 2Page - Texas Instruments LP8550TLE/NOPB Datasheet HTML 3Page - Texas Instruments LP8550TLE/NOPB Datasheet HTML 4Page - Texas Instruments LP8550TLE/NOPB Datasheet HTML 5Page - Texas Instruments LP8550TLE/NOPB Datasheet HTML 6Page - Texas Instruments LP8550TLE/NOPB Datasheet HTML 7Page - Texas Instruments LP8550TLE/NOPB Datasheet HTML 8Page - Texas Instruments LP8550TLE/NOPB Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 49 page
background image
LP8550
www.ti.com
SNVS657E – SEPTEMBER 2010 – REVISED SEPTEMBER 2014
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
(1) (2)
MIN
MAX
UNIT
VIN
–0.3
24
VLDO
–0.3
6
Voltage on logic pins (VSYNC, PWM, EN, SCLK, SDA)
–0.3
6
V
–0.3
VVDDIO +
Voltage on logic pin (FAULT)
0.3
Voltage on analog pins (FILTER, VDDIO, ISET, FSET)
–0.3
6
V (OUT1...OUT6, SW, FB)
–0.3
44
Continuous power dissipation (3)
Internally Limited
Junction temperature (TJ-MAX)
125
°C
Maximum lead temperature (soldering)
See (4)
(1)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)
If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
(3)
Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at TJ = 150°C (typ.) and
disengages at TJ = 130°C (typ.).
(4)
For detailed soldering specifications and information, please refer to Application Report AN-1112 DSBGA Wafer Level Chip Scale
Package (SNVA009).
7.2 Handling Ratings
MIN
MAX
UNIT
Tstg
Storage temperature range
–65
150
°C
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)
-2
2
kV
Electrostatic
V(ESD)
Charged device model (CDM), per JEDEC spec. JESD22-C101, all pins(2)
–200
200
V
discharge
Machine model
–1
1
kV
(1)
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2)
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
(1) (2)
MIN
NOM
MAX
UNIT
VIN (Figure 27)
5.5
22
Input voltage range
VIN + VLDO (Figure 31)
4.5
5.5
V
VDDIO
1.65
5
V(OUT1...OUT6, SW, FB)
0
40
TJ
Junction temperature
–30
125
°C
TA
(3)
Ambient temperature
–30
85
(1)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)
All voltages are with respect to the potential at the GND pins.
(3)
In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may
have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP =
125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the
part/package in the application (RθJA), as given by the following equation: TA-MAX = TJ-MAX-OP – (RθJA × PD-MAX).
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: LP8550



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com