数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LP8550TLX/NOPB.A 数据表(PDF) 34 Page - Texas Instruments

部件名 LP8550TLX/NOPB.A
功能描述  LP8550 High-Efficiency LED Backlight Driver for Notebooks
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

LP8550TLX/NOPB.A 数据表(HTML) 34 Page - Texas Instruments

Back Button LP8550TLX/NOPB.A Datasheet HTML 30Page - Texas Instruments LP8550TLX/NOPB.A Datasheet HTML 31Page - Texas Instruments LP8550TLX/NOPB.A Datasheet HTML 32Page - Texas Instruments LP8550TLX/NOPB.A Datasheet HTML 33Page - Texas Instruments LP8550TLX/NOPB.A Datasheet HTML 34Page - Texas Instruments LP8550TLX/NOPB.A Datasheet HTML 35Page - Texas Instruments LP8550TLX/NOPB.A Datasheet HTML 36Page - Texas Instruments LP8550TLX/NOPB.A Datasheet HTML 37Page - Texas Instruments LP8550TLX/NOPB.A Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 49 page
background image
LP8550
SNVS657E – SEPTEMBER 2010 – REVISED SEPTEMBER 2014
www.ti.com
8.6.2.7 EEPROM Address 5
Address A5h
EEPROM ADDRESS 5 REGISTER
7
6
5
4
3
2
1
0
EN_VSYNC
DITHER[1:0]
VBOOST[4:0]
Name
Bit
Access
Description
EN_VSYNC
7
R/W
Enable VSYNC function
0 = VSYNC input disabled
1 = VSYNC input enabled. VSYNC signal is used by the internal PLL to generate
PWM output and boost frequency.
DITHER
6:5
R/W
Dither function controls
00 = Dither function disabled
01 = 1-bit dither used for output PWM transitions
10 = 2-bit dither used for output PWM transitions
11 = 3-bit dither used for output PWM transitions
VBOOST
4:0
R/W
Boost voltage control from 10 V to 40 V with 1-V step. If adaptive boost control is
enabled, this sets the initial start voltage for the boost converter. If adaptive mode
is disabled, the output voltage of the boost converter is directly set.
0 0000 = 10 V
0 0001 = 11 V
0 0010 = 12 V
...
1 1101 = 39 V
1 1110 = 40 V
1 1111 = 40 V
8.6.2.8 EEPROM Address 6
Address A6h
EEPROM ADDRESS 6 register
7
6
5
4
3
2
1
0
PLL[12:5]
Name
Bit
Access
Description
PLL
7:0
R/W
13-bit counter value for PLL, 8 MSB bits. PLL[12:0] bits are used when en_vsync =
1. See Table 7 for PLL value calculation.
8.6.2.9 EEPROM Address 7
Address A7h
EEPROM ADDRESS 7 REGISTER
7
6
5
4
3
2
1
0
PLL[4:0]
EN_F_RES
HYSTERESIS[1:0]
Name
Bit
Access
Description
PLL
7:3
R/W
13-bit counter value for PLL, 5 LSB bits. PLL[12:0] bits are used when en_vsync = 1. See
Table 7 for PLL value calculation.
EN_F_RES
2
R/W
Enable PWM output frequency set resistor
0 = Resistor is disabled and PWM output frequency is set with PWM_FREQ EEPROM
register bits
1 = PWM frequency set resistor is enabled. RFSET defines the output PWM frequency. See
PWM Frequency Setting for full description of the PWM frequencies.
34
Submit Documentation Feedback
Copyright © 2010–2014, Texas Instruments Incorporated
Product Folder Links: LP8550



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com