LP8550TLXSLASHNOPB.A datasheet(12/49 Pages) TI2

12 / 49 page

BOOST

LED

DRIVERS

LOGIC

EEPROM

C /

INTERFACE

LDO

OSC

TSD

PWM

DETECTOR

VLDO

GND

GND_SW

GND_LED

PWM

VDDIO

SCLK

SDA

OUT1

OUT2

OUT3

OUT4

OUT5

OUT6

PLL

FAULT

VIN

TEMP

SENSOR

MCU

VIN

FILTER

VSYNC

ISET

FSET

RISET

RFSET

LP8550

SNVS657E – SEPTEMBER 2010 – REVISED SEPTEMBER 2014

www.ti.com

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Clock Generation

LP8550 has internal 5-MHz oscillator which is used for clocking the boost converter, state machine, PWM input

duty cycle measurement, internal timings such as slope time for output brightness changes.

Internal clock can be used for generating the PWM output frequency. In this case the 5-MHz clock can be

multiplied with the internal PLL to achieve higher resolution. The higher the clock frequency for PWM generation

block, the higher the resolution but the tradeoff is higher IQ of the part. Clock multiplication is set with

<PWM_RESOLUTION[1:0]> EEPROM Bits.

The PLL can also be used for generating the required PWM generation clock from the VSYNC signal. This makes

sure that the LED output PWM is always synchronized to the VSYNC signal and there is no clock variation

between LCD display video update and the LED backlight output frequency. Also HSYNC signal up to 55 kHz can

be used.

PLL has internal counter which has 13-bit control <PLL[12:0]> to achieve correct output clock frequency based

on the VSYNC frequency.

It can take a couple of seconds for the PLL to synchronize to 60-Hz VSYNC signal in start-up and before this

correct PWM clock frequency is generated from internal oscillator. FILTER pin component selection affects the

time it takes from the PLL to lock to VSYNC signal.

Special logic is implemented for allowing steady clock frequency even if there are missing VSYNC pulses. In

case pulses are randomly left out, the LP8550 can generate the pulses internally while keeping the same PWM

output frequency. When VSYNC pulses are available again, the internal logic automatically switches to the

external VSYNC clock without glitch.

Submit Documentation Feedback

Product Folder Links: LP8550

LP8550TLX/NOPB.A 数据表(PDF) 12 Page - Texas Instruments

LP8550TLX/NOPB.A 数据表(HTML) 12 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表下载