| 数据搜索系统,热门电子元器件搜索 |
|
LP8550TLE/NOPB.A 数据表(PDF) 24 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP8550TLE/NOPB.A 数据表(HTML) 24 Page - Texas Instruments |
|
24 / 49 page ![]() LP8550 SNVS657E – SEPTEMBER 2010 – REVISED SEPTEMBER 2014 www.ti.com Programming (continued) 8.5.1.6 Control Register Write Cycle • Master device generates start condition. • Master device sends slave address (7 bits) and the data direction bit (r/w = 0). • Slave device sends acknowledge signal if the slave address is correct. • Master sends control register address (8 bits). • Slave sends acknowledge signal. • Master sends data byte to be written to the addressed register. • Slave sends acknowledge signal. • If master will send further data bytes the control register address will be incremented by one after acknowledge signal. • Write cycle ends when the master creates stop condition. 8.5.1.7 Control Register Read Cycle • Master device generates a start condition. • Master device sends slave address (7 bits) and the data direction bit (r/w = 0). • Slave device sends acknowledge signal if the slave address is correct. • Master sends control register address (8 bits). • Slave sends acknowledge signal. • Master device generates repeated start condition. • Master sends the slave address (7 bits) and the data direction bit (r/w = 1). • Slave sends acknowledge signal if the slave address is correct. • Slave sends data byte from addressed register. • If the master device sends acknowledge signal, the control register address will be incremented by one. Slave device sends data byte from addressed register. • Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop condition. Table 5. Data Read and Write Cycles ADDRESS MODE <Start Condition> <Slave Address><r/w = 0>[Ack] <Register Addr.>[Ack] <Repeated Start Condition> Data Read <Slave Address><r/w = 1>[Ack] [Register Data]<Ack or NAck> … additional reads from subsequent register address possible <Stop Condition> <Start Condition> <Slave Address><r/w=’0’>[Ack] <Register Addr.>[Ack] Data Write <Register Data>[Ack] … additional writes to subsequent register address possible <Stop Condition> 24 Submit Documentation Feedback Copyright © 2010–2014, Texas Instruments Incorporated Product Folder Links: LP8550 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |