数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

BQ27Z561-R1 数据表(PDF) 8 Page - Texas Instruments

部件名 BQ27Z561-R1
功能描述  BQ27Z561-R1 Impedance Track™ Battery Gas Gauge Solution for 1-Series Cell Li-Ion Battery Packs
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

BQ27Z561-R1 数据表(HTML) 8 Page - Texas Instruments

Back Button BQ27Z561-R1 Datasheet HTML 4Page - Texas Instruments BQ27Z561-R1 Datasheet HTML 5Page - Texas Instruments BQ27Z561-R1 Datasheet HTML 6Page - Texas Instruments BQ27Z561-R1 Datasheet HTML 7Page - Texas Instruments BQ27Z561-R1 Datasheet HTML 8Page - Texas Instruments BQ27Z561-R1 Datasheet HTML 9Page - Texas Instruments BQ27Z561-R1 Datasheet HTML 10Page - Texas Instruments BQ27Z561-R1 Datasheet HTML 11Page - Texas Instruments BQ27Z561-R1 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 27 page
background image
7.17 I2C I/O (continued)
Unless otherwise noted, characteristics noted under conditions of TA = –40℃ to 85℃
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
CI
Input capacitance
10
pF
Ilkg
Input leakage current
1
µA
7.18 I2C Timing — 100 kHz
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
fSCL
Clock operating frequency
SCL duty cycle = 50%
100
kHz
tHD:STA
Start condition hold time
4.0
µs
tLOW
Low period of the SCL Clock
4.7
µs
tHIGH
High period of the SCL Clock
4.0
µs
tSU:STA
Setup repeated START
4.7
µs
tHD:DAT
Data hold time (SDA input)
0
ns
tSU:DAT
Data setup time (SDA input)
250
ns
tr
Clock rise time
10% to 90%
1000
ns
tf
Clock fall time
90% to 10%
300
ns
tSU:STO
Setup time STOP condition
4.0
µs
tBUF
Bus free time STOP to
START
4.7
µs
7.19 I2C Timing — 400 kHz
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
fSCL
Clock operating frequency
SCL duty cycle = 50%
400
kHz
tHD:STA
START condition hold time
0.6
µs
tLOW
Low period of the SCL Clock
1.3
µs
tHIGH
High period of the SCL Clock
600
ns
tSU:STA
Setup repeated START
600
ns
tHD:DAT
Data hold time (SDA input)
0
ns
tSU:DAT
Data setup time (SDA input)
100
ns
tr
Clock rise time
10% to 90%
300
ns
tf
Clock fall time
90% to 10%
300
ns
tSU:STO
Setup time STOP condition
0.6
µs
tBUF
Bus free time STOP to
START
1.3
µs
7.20 HDQ Timing
PARAMETER
TEST CONDITIONS
MIN
NOM
MAX
UNIT
tB
Break time
190
µs
tBR
Break recovery time
40
µs
tHW1
Host write 1 time
Host drives HDQ
0.5
50
µs
tHW0
Host write 0 time
Host drives HDQ
86
145
µs
tCYCH
Cycle time, host to device
Device drives HDQ
190
µs
tCYCD
Cycle time, device to Host
Device drives HDQ
190
205
250
µs
tDW1
Device write 1 time
Device drives HDQ
32
50
µs
tDW0
Device write 0 time
Device drives HDQ
80
145
µs
tRSPS
Device response time
Device drives HDQ
190
950
µs
BQ27Z561-R1
SLUSDH5B – MARCH 2019 – REVISED DECEMBER 2022
www.ti.com
8
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: BQ27Z561-R1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com