数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS1291IPBSRG4 数据表(PDF) 53 Page - Texas Instruments

部件名 ADS1291IPBSRG4
功能描述  ADS129x Low-Power, 2-Channel, 24-Bit Analog Front-End for Biopotential Measurements
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

ADS1291IPBSRG4 数据表(HTML) 53 Page - Texas Instruments

Back Button ADS1291IPBSRG4 Datasheet HTML 49Page - Texas Instruments ADS1291IPBSRG4 Datasheet HTML 50Page - Texas Instruments ADS1291IPBSRG4 Datasheet HTML 51Page - Texas Instruments ADS1291IPBSRG4 Datasheet HTML 52Page - Texas Instruments ADS1291IPBSRG4 Datasheet HTML 53Page - Texas Instruments ADS1291IPBSRG4 Datasheet HTML 54Page - Texas Instruments ADS1291IPBSRG4 Datasheet HTML 55Page - Texas Instruments ADS1291IPBSRG4 Datasheet HTML 56Page - Texas Instruments ADS1291IPBSRG4 Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 83 page
background image
53
ADS1291, ADS1292, ADS1292R
www.ti.com
SBAS502C – DECEMBER 2011 – REVISED APRIL 2020
Product Folder Links: ADS1291 ADS1292 ADS1292R
Submit Documentation Feedback
Copyright © 2011–2020, Texas Instruments Incorporated
8.6.1.3 CONFIG2: Configuration Register 2 (address = 02h)
This register configures the test signal, clock, reference, and LOFF buffer.
Figure 58. CONFIG2: Configuration Register 2
7
6
5
4
3
2
1
0
1
PDB_LOFF_
COMP
PDB_REFBUF
VREF_4V
CLK_EN
0
INT_TEST
TEST_FREQ
Table 19. CONFIG2: Configuration Register 2 Field Descriptions
Bit 7
Must be set to '1'
Bit 6
PDB_LOFF_COMP: Lead-off comparator power-down
This bit powers down the lead-off comparators.
0 = Lead-off comparators disabled (default)
1 = Lead-off comparators enabled
Bit 5
PDB_REFBUF: Reference buffer power-down
This bit powers down the internal reference buffer so that the external reference can be used.
0 = Reference buffer is powered down (default)
1 = Reference buffer is enabled
Bit 4
VREF_4V: Enables 4-V reference
This bit chooses between 2.42-V and 4.033-V reference.
0 = 2.42-V reference (default)
1 = 4.033-V reference
Bit 3
CLK_EN: CLK connection
This bit determines if the internal oscillator signal is connected to the CLK pin when an internal oscillator is used.
0 = Oscillator clock output disabled (default)
1 = Oscillator clock output enabled
Bit 2
Must be set to '0'
Bit 1
INT_TEST: Test signal selection
This bit determines whether the test signal is turned on or off.
0 = Off (default)
1 = On; amplitude = ±(VREFP – VREFN) / 2400
Bit 0
TEST_FREQ: Test signal frequency
This bit determines the test signal frequency.
0 = At dc (default)
1 = Square wave at 1 Hz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com