L9396 datasheet(85/109 Pages) STMICROELECTRONICS

85 / 109 page

DS12539 Rev 10

85/109

L9396

System functional safety implementations

109

7.5

Fail safe output

L9396 provides the active low FSN output to let the system know the device enters the fail

safe state. It means that the device has left its functional operating range due to:

•

weak supply conditions or supply over/under voltage detections (see the table below

for the signals monitored),

•

thermal shutdown (see the table below),

•

wrong SPI communications or wrong watchdog operation.

During fail-safe conditions, corresponding failure bits are set until the faults disappear and

the flags are read. When the device enters a fail-safe condition, it remains in this state until

both the following criteria are met:

•

the failure condition disappears,

•

the microcontroller performs a SPI reading on the failure bit(s).

The FSN output is intended to control functional safety logic through a redundant path

(since the µC is not operational anymore) for up to ASIL-D applications.

The functional safety path is intended to control the applications loads in order to either

maintain the functionality in a degraded mode or deactivate the loads. It is fault tolerant

(programmed from 1 to 8 failures before activation) and has a programmable delay; all this

can be programmed via SPI interface. To exit the fail-safe mode a specific SPI access on

the original failure(s) has to be performed when the application recovers in order to clear the

flags and fail safe fault tolerant counter.

FSN output is enabled (can be driven low) only at the end of power up cycle. This happens

only when undervoltage of regulators (VPREREG, VCC, VCC5, VCORE) is no more present

after power up.

After that FSN stays enabled until power down by wake-up is triggered or undervoltage of

VPREREG is generated.

Here the table of masking bits and fault sources.

Table 55. WDTDIS characteristics

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

VIL_WDTDIS WDTDIS Logic Input Low Voltage

0.75

VIH_WDTDIS WDTDIS Logic Input High Voltage

1.75

Vhysteresis

WDTDIS Input hysteresis Voltage

0.1

WDTDIS PD WDTDIS pull-down

WDTDIS = 3.3V

100

µA

Table 56. Masking bits and fault sources

FAILSAFE / FAULT

OUTPUT

WD1 and WD2

FAULT MASK

FAILSAFE / FAULT

OUTPUT

THERMAL WARNING

MASK

FAILSAFE / FAULT

OUTPUT

µC VOLTAGE FAULT

MASK

FAILSAFE / FAULT

OUTPUT

BOOST FAULT

MASK

WD Q/A ERR

MASKED

FAILSAFE FAULT

WD PRUN ERR

MASKED

FAILSAFE FAULT

L9396 数据表(PDF) 85 Page - STMicroelectronics

L9396 数据表(HTML) 85 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

L9396 数据表(PDF) 85 Page - STMicroelectronics

L9396 数据表(HTML) 85 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载