数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRV8701PRGET 数据表(PDF) 21 Page - Texas Instruments

部件名 DRV8701PRGET
功能描述  DRV8701 Brushed DC Motor Full-Bridge Gate Driver
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

DRV8701PRGET 数据表(HTML) 21 Page - Texas Instruments

Back Button DRV8701PRGET Datasheet HTML 17Page - Texas Instruments DRV8701PRGET Datasheet HTML 18Page - Texas Instruments DRV8701PRGET Datasheet HTML 19Page - Texas Instruments DRV8701PRGET Datasheet HTML 20Page - Texas Instruments DRV8701PRGET Datasheet HTML 21Page - Texas Instruments DRV8701PRGET Datasheet HTML 22Page - Texas Instruments DRV8701PRGET Datasheet HTML 23Page - Texas Instruments DRV8701PRGET Datasheet HTML 24Page - Texas Instruments DRV8701PRGET Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 40 page
background image
GH1
GL1
SH1
GH2
GL2
SH2
VM
BDC
High-side
VDS OCP
Monitor
High-side
VDS OCP
Monitor
Low-side
VDS OCP
Monitor
+
-
+
-
+
-
Low-side
VDS OCP
Monitor
+
-
VM
VM
SP
RSENSE
SN
DRV8701
www.ti.com
SLVSCX5B – MARCH 2015 – REVISED JULY 2015
7.3.7 Dead Time
Dead time (tDEAD) is measured as the time when SHx is High-Z between turning off one of the H-bridge FETs
and turning on the other. For example, the output is High-Z between turning off the high-side FET and turning on
the low-side FET.
The DRV8701 inserts a digital dead time of approximately 150 ns. The total dead time also includes the FET
gate turn-on time.
The total dead time is dependent on the IDRIVE resistor setting because a portion of the FET gate ramp (GHx
and GLx pins) includes the observable dead time.
7.3.8 Propagation Delay
The propagation delay time (tDELAY) is measured as the time between an input edge to an output change. This
time is composed of two parts: an input deglitch time and output slewing delay. The input deglitcher prevents
noise on the input pins from affecting the output state.
The gate drive slew rate also contributes to the delay time. For the output to change state during normal
operation, first, one FET must be turned off. The FET gate is ramped down according to the IDRIVE setting, and
the observed propagation delay ends when the FET gate has fallen below the threshold voltage.
7.3.9 Overcurrent VDS Monitor
The gate driver circuit monitors the VDS voltage of each external FET when it is driving current. When the voltage
monitored is greater than the OCP threshold voltage (VDS OCP), after the OCP deglitch time (tOCP) has expired, an
OCP condition will be detected.
Figure 28. Overcurrent VDS Monitors
When IDRIVE is shorted to AVDD, the VDS OCP monitor on the high-side FETs is disabled. In cases where the
VM supplied to the DRV8701 can be different from the external H-bridge supply, this setting must be used in
order to prevent false overcurrent detection. In this mode, the IDRIVE current is set to 25-mA source and 50-mA
sink.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: DRV8701



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com