| 数据搜索系统,热门电子元器件搜索 |
|
VNF1248F 数据表(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VNF1248F 数据表(HTML) 9 Page - STMicroelectronics |
|
9 / 79 page ![]() Symbol Parameter Test conditions Min. Typ. Max. Unit tWDTB Watchdog toggle bit timeout WD_TIME configuration: 10 -10% +10% ms 150 11 200 tSTBY_OUT Minimum time during which CSN must be toggled low to the wake-up device from standby state Device in standby state 2 4 6 μs Figure 3. SPI specification: timing waveforms tFSDO tRSDO tCSNQV tHCSN tLSCK tSSCK tCSNQT tSCSN tHSCK tSCKQV tSSDI tHSDI : CSN high time : CSN falling until SDO valid : SDO fall time : SDO rise time : SCK setup time before CSN rising : CSN rising until SDO tristate : CSN setup time before SCK rising : SCK high time : SCK falling until SDO valid : SDI setup time before SCK rising : SDI hold time : SCK low time tHCSN tCSNQV tSCSN tHSCK tFSDO tRSDO tSSCK tCSNQT CSN SDO SCK SDI tSCKQV tLSCK tSSDI tHSDI Table 8. HWLO logic input pin specification Symbol Parameter Test conditions Min. Typ. Max. Unit IIL Low level input current VIL = 1.5 V 0.5 - 2.5 µA IIH High level input current VIH = 2.1 V 1.6 - 3.5 µA VIL Low level input voltage - - 1.5 V VIH High level input voltage 2.1 - - V VI_HYST Input hysteresis voltage - 0.4 - V tHWLO HWLO filtering time -10% 33 10% µs VNF1248F Electrical specification DS14109 - Rev 7 page 9/79 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |