LP8733 datasheet(37/86 Pages) TI2

37 / 86 page

7.4 Device Functional Modes

7.4.1 Modes of Operation

SHUTDOWN: The V(VANA) voltage is below VANAUVLO threshold level. All switch, reference, control, and bias

circuitry of the LP8733xx-Q1 device are turned off.

READ OTP:

The main supply voltage V(VANA) is above VANAUVLO level. The regulators are disabled, and

the reference and bias circuitry of the LP8733xx-Q1 are enabled. The OTP bits are loaded to

registers.

STANDBY:

The main supply voltage V(VANA) is above VANAUVLO level. The regulators are disabled, and

the reference, control, and bias circuitry of the LP8733xx-Q1 are enabled. All registers can be

read or written by the host processor through the system serial interface. The regulators can be

enabled if needed.

ACTIVE:

The main supply voltage V(VANA) is above VANAUVLO level. At least one regulator is enabled. All

registers can be read or written by the host processor through the system serial interface.

The operating modes and transitions between the modes are shown in Figure 7-15.

SHUTDOWN

STANDBY

ACTIVE

REGULATORS

ENABLED

READ

OTP

REG

RESET

2C RESET

FROM ANY STATE

EXCEPT SHUTDOWN

REGULATORS

DISABLED

V(VANA) < VANAUVLO

V(VANA) > VANAUVLO

Figure 7-15. Device Operation Modes

www.ti.com

LP8733-Q1

SNVSB64A – JUNE 2019 – REVISED JUNE 2021

Submit Document Feedback

Product Folder Links: LP8733-Q1

LP8733 数据表(PDF) 37 Page - Texas Instruments

LP8733 数据表(HTML) 37 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

数据表下载