数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320VC33 数据表(PDF) 32 Page - Texas Instruments

部件名 TMS320VC33
功能描述  DIGITAL SIGNAL PROCESSOR
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

TMS320VC33 数据表(HTML) 32 Page - Texas Instruments

Back Button TMS320VC33 Datasheet HTML 28Page - Texas Instruments TMS320VC33 Datasheet HTML 29Page - Texas Instruments TMS320VC33 Datasheet HTML 30Page - Texas Instruments TMS320VC33 Datasheet HTML 31Page - Texas Instruments TMS320VC33 Datasheet HTML 32Page - Texas Instruments TMS320VC33 Datasheet HTML 33Page - Texas Instruments TMS320VC33 Datasheet HTML 34Page - Texas Instruments TMS320VC33 Datasheet HTML 35Page - Texas Instruments TMS320VC33 Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 59 page
background image
TMS320VC33
DIGITAL SIGNAL PROCESSOR
SPRS087E -- FEBRUARY 1999 -- REVISED JANUARY 2004
32
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251--1443
memory read/write timing
The following tables define memory read/write timing parameters for STRB.
timing requirements for memory read/write† (see Figure 19, Figure 20, and Figure 21)
VC33-120
VC33-150
UNIT
MIN
MAX
MIN
MAX
UNIT
tsu(D-H1L)R
Setup time, Data before H1 low (read)
5
5
ns
th(H1L-D)R
Hold time, Data after H1 low (read)
--1
--1
ns
tsu(RDY-H1H)
Setup time, RDY before H1 high
5
4
ns
th(H1H-RDY)
Hold time, RDY after H1 high
--1
--1
ns
td(A-RDY)
Delay time, Address valid to RDY
P--7‡
P--6‡
ns
t
Valid time, Data valid after address
0 wait state, CL =30pF
9
6
ns
tv(A-D)
Valid time, Data valid after address
PAGEx, or STRB valid
1 wait state
tc(H)+9
tc(H)+6
ns
† These timings assume a similar loading of 30 pF on all pins.
‡ P=tc(H)/2 (when duty cycle equals 50%).
switching characteristics over recommended operating conditions for memory read/write†
(see Figure 19, Figure 20, and Figure 21)
PARAMETER
VC33-120
VC33-150
UNIT
PARAMETER
MIN
MAX
MIN
MAX
UNIT
td(H1L-SL)
Delay time, H1 low to STRB low
--1
4
--1
3
ns
td(H1L-SH)
Delay time, H1 low to STRB high
--1
4
--1
3
ns
td(H1H-RWL)W
Delay time, H1 high to R/W low (write)
--1
4
--1
3
ns
td(H1L-A)
Delay time, H1 low to address valid
--1
4
--1
3
ns
td(H1H-RWH)W
Delay time, H1 high to R/W high (write)
--1
4
--1
3
ns
td(H1H-A)W
Delay time, H1 high to address valid on back-to-back write cycles
(write)
--1
4
--1
3
ns
tv(H1L-D)W
Valid time, Data after H1 low (write)
6
5
ns
th(H1H-D)W
Hold time,DataafterH1high(write)
0
5
0
5
ns
† These timings assume a similar loading of 30 pF on all pins.
Output load characteristics for high-speed and low-speed (low-noise) output buffers are shown in Figure 19.
High-speed buffers are used on A0 -- A23, PAGE0 -- PAGE3,H1, H3,STRB, and R/W. All other outputs use the
low-speed, (low-noise) output buffer.
1
2
3
4
5
10
20
30
50
40
Low-Noise Buffer
High-Speed Buffer
Load Capacitance (pF)
CLmax =30pF
0.05 ns/pF
0.04 ns/pF
LOAD
0pF
15 pF
30 pF
50 pF
2.0
2.6
3.2
4.0
2.8
3.4
4.4
5.25
HIGH
SPEED
LOW
NOISE
Figure 19. Output Load Characteristics, Buffer Only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com