TMS320VC33 datasheet(49/59 Pages) TI2

49 / 59 page

TMS320VC33

DIGITAL SIGNAL PROCESSOR

SPRS087E -- FEBRUARY 1999 -- REVISED JANUARY 2004

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251--1443

general-purpose I/O timing

Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The contents of the internal

control registers associated with each peripheral define the modes for these pins.

peripheral pin I/O timing

The following tables show the timing parameters for changing the peripheral pin from a general-purpose output

pin to a general-purpose input pin and vice versa.

timing requirements for peripheral pin general-purpose I/O (see Note 1, Figure 35, and Figure 36)

VC33-120

VC33-150

UNIT

MIN

MAX

MIN

MAX

UNIT

tsu(GPIO-H1L)

Setup time, general-purpose input before H1 low

th(H1L-GPIO)

Hold time, general-purpose input after H1 low

NOTE 1: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents

of internal-control registers associated with each peripheral.

switching characteristics over recommended operating conditions for peripheral pin

general-purpose I/O (see Note 1, Figure 35, and Figure 36)

PARAMETER

VC33-120

VC33-150

UNIT

PARAMETER

MIN

MAX

MIN

MAX

UNIT

td(H1H-GPIO)

Delay time, H1 high to general-purpose output

tdis(H1H)

Disable time, general-purpose output from H1 high

NOTE 1: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1. The modes of these pins are defined by the contents

of internal-control registers associated with each peripheral.

Value on Pin

Seen in

Peripheral-

Control Register

Synchronizer Delay

Buffers Go

From Output to

Input

Execution of

Store of

Peripheral-Cont

rol Register

Data Bit

I/O

Control Bit

Output

Data

Seen

Data Sampled

Peripheral Pin

(see Note A)

tsu(GPIO-H1L)

th(H1L-GPIO)

tdis(H1H)

NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLK0/1.

Figure 35. Change of Peripheral Pin From General-Purpose Output to Input Mode Timing

TMS320VC33 数据表(PDF) 49 Page - Texas Instruments

TMS320VC33 数据表(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表下载

链接网址

TMS320VC33 数据表(PDF) 49 Page - Texas Instruments

TMS320VC33 数据表(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表 下载

链接网址

数据表下载