数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADL5382ACPZ-R7 数据表(PDF) 18 Page - Analog Devices

部件名 ADL5382ACPZ-R7
功能描述  700 MHz to 2.7 GHz Quadrature Demodulator
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADL5382ACPZ-R7 数据表(HTML) 18 Page - Analog Devices

Back Button ADL5382ACPZ-R7 Datasheet HTML 14Page - Analog Devices ADL5382ACPZ-R7 Datasheet HTML 15Page - Analog Devices ADL5382ACPZ-R7 Datasheet HTML 16Page - Analog Devices ADL5382ACPZ-R7 Datasheet HTML 17Page - Analog Devices ADL5382ACPZ-R7 Datasheet HTML 18Page - Analog Devices ADL5382ACPZ-R7 Datasheet HTML 19Page - Analog Devices ADL5382ACPZ-R7 Datasheet HTML 20Page - Analog Devices ADL5382ACPZ-R7 Datasheet HTML 21Page - Analog Devices ADL5382ACPZ-R7 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 28 page
background image
ADL5382
Rev. 0 | Page 18 of 28
As an example, a second-order Butterworth, low-pass filter
design is shown in Figure 50 where the differential load impedance
is 500 Ω and the source impedance of the ADL5382 is 50 Ω. The
normalized series inductor value for the 10-to-1, load-to-source
impedance ratio is 0.074 H, and the normalized shunt capacitor
is 14.814 F. For a 10.9 MHz cutoff frequency, the single-ended
equivalent circuit consists of a 0.54 μH series inductor followed
by a 433 pF shunt capacitor.
The balanced configuration is realized as the 0.54 μH inductor
is split in half to realize the network shown in Figure 50.
VS
RS
2
RS
RL
RS
2
RL
2
RL
2
433pF
VS
RS = 50Ω
RL= 500Ω
0.54µH
0.27µH
0.27µH
433pF
BALANCED
CONFIGURATION
DENORMALIZED
SINGLE-ENDED
EQUIVALENT
VS
RS = 50Ω
= 0.1
RL= 500Ω
LN = 0.074H
CN
14.814F
NORMALIZED
SINGLE-ENDED
CONFIGURATION
= 25Ω
= 25Ω
= 250Ω
= 250Ω
fC = 10.9MHz
fC = 1Hz
Figure 50. Second-Order Butterworth, Low-Pass Filter Design Example
A complete design example is shown in Figure 53. A sixth-order
Butterworth differential filter having a 1.9 MHz corner frequency
interfaces the output of the ADL5382 to that of an ADC input.
The 500 Ω load resistor defines the input impedance of the
ADC. The filter adheres to typical direct conversion W-CDMA
applications, where 1.92 MHz away from the carrier IF frequency,
1 dB of rejection is desired and 2.7 MHz away 10 dB of rejection
is desired.
Figure 51 and Figure 52 show the measured frequency response
and group delay of the filter.
10
5
–20
–15
–10
–5
0
03
3.0
2.5
2.0
1.5
1.0
0.5
FREQUENCY (MHz)
.5
Figure 51. Sixth-Order Baseband Filter Response
900
800
700
600
500
400
300
200
100
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
FREQUENCY (MHz)
Figure 52. Sixth-Order Baseband Filter Group Delay



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com