GD32H757VMT7 datasheet(137/151 Pages) GIGADEVICE

137 / 151 page

GD32H757xx Datasheet

136

Table 4-79. SDRAM read timings

Symbol

Parameter

Min

Max

Unit

tw(SDCLK)

EXMC_SDCLK period

2 Tfclk

− 0.5

2 Tfclk +0.5

tsu(SDCLKH _Data)

Data input setup time

3.5

—

th(SDCLKH_Data)

Data input hold time

—

td(SDCLKL_Add)

Address valid time

—

2.5

td(SDCLKL- SDNE)

Chip select valid time

—

2.5

th(SDCLKL_SDNE)

Chip select hold time

—

td(SDCLKL_NRAS)

NRAS valid time

—

th(SDCLKL_NRAS)

NRAS hold time

—

td(SDCLKL_NCAS)

NCAS valid time

—

th(SDCLKL_NCAS)

NCAS hold time

—

4.34.

TIMER characteristics

Table 4-80.

TIMER characteristics(1)

Symbol

Parameter

Conditions

Min

Max

Unit

tres

Timer resolution time

—

tTIMERxCLK

fTIMERxCLK =

300 MHz

3.3

—

fEXT

Timer external clock

frequency

—

fTIMERxCLK/2

MHz

fTIMERxCLK =

300 MHz

333

MHz

RES

Timer resolution

TIMER0 &

TIMER2 &

TIMER3 &

TIMER7&

TIMER14 &

TIMER15 &

TIMER16 &

TIMER30 &

TIMER31 &

TIMER40 &

TIMER41 &

TIMER42 &

TIMER43 &

TIMER44

—

bit

TIMER1 &

TIMER4 &

TIMER5 &

TIMER6 &

TIMER22 &

—

bit

GD32H757VMT7 数据表(PDF) 137 Page - GigaDevice Semiconductor (Beijing) Inc.

GD32H757VMT7 数据表(HTML) 137 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载