数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M25P05-AVMP6TP 数据表(PDF) 42 Page - Numonyx B.V

部件名 M25P05-AVMP6TP
功能描述  512 Kbit, serial Flash memory, 50 MHz SPI bus interface
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NUMONYX [Numonyx B.V]
网页  http://www.numonyx.com
标志 NUMONYX - Numonyx B.V

M25P05-AVMP6TP 数据表(HTML) 42 Page - Numonyx B.V

Back Button M25P05-AVMP6TP Datasheet HTML 38Page - Numonyx B.V M25P05-AVMP6TP Datasheet HTML 39Page - Numonyx B.V M25P05-AVMP6TP Datasheet HTML 40Page - Numonyx B.V M25P05-AVMP6TP Datasheet HTML 41Page - Numonyx B.V M25P05-AVMP6TP Datasheet HTML 42Page - Numonyx B.V M25P05-AVMP6TP Datasheet HTML 43Page - Numonyx B.V M25P05-AVMP6TP Datasheet HTML 44Page - Numonyx B.V M25P05-AVMP6TP Datasheet HTML 45Page - Numonyx B.V M25P05-AVMP6TP Datasheet HTML 46Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 52 page
background image
DC and AC parameters
M25P05-A
42/52
Table 17.
AC characteristics (50 MHz operation)
50 MHz available only in products with process technology code Y(1)(2)
Test conditions specified in Table 10 and Table 11.
Symbol
Alt.
Parameter
Min
Typ
Max
Unit
fC
fC
Clock frequency(1) for the following instructions: FAST_READ,
PP, SE, BE, DP, RES, WREN, WRDI, RDID, RDSR, WRSR
D.C.
50
MHz
fR
Clock frequency for read instructions
D.C.
25
MHz
tCH
(3)
tCLH Clock high time
9
ns
tCL
(3)
tCLL Clock low time
9
ns
tCLCH
(4)
Clock rise time(5) (peak to peak)
0.1
V/ns
tCHCL
(4)
Clock fall time(5) (peak to peak)
0.1
V/ns
tSLCH
tCSS S active setup time (relative to C)
5
ns
tCHSL
S not active hold time (relative to C)
5
ns
tDVCH
tDSU Data in setup time
2
ns
tCHDX
tDH
Data in hold time
5
ns
tCHSH
S active hold time (relative to C)
5
ns
tSHCH
S not active setup time (relative to C)
5
ns
tSHSL
tCSH S deselect time
100
ns
tSHQZ
(4)
tDIS
Output disable time
8
ns
tCLQV
tV
Clock Low to Output Valid
8
ns
tCLQX
tHO
Output hold time
0
ns
tHLCH
HOLD setup time (relative to C)
5
ns
tCHHH
HOLD hold time (relative to C)
5
ns
tHHCH
HOLD setup time (relative to C)
5
ns
tCHHL
HOLD hold time (relative to C)
5
ns
tHHQX
(4)
tLZ
HOLD to Output Low-Z
8
ns
tHLQZ
(4)
tHZ
HOLD to Output High-Z
8
ns
tWHSL
(6)
Write protect setup time
20
ns
tSHWL
(6)
Write protect hold time
100
ns
tDP
(4)
S High to deep power-down mode
3
µs
tRES1
(4)
S High to standby mode without electronic signature read
30
µs
tRES2
(4)
S High to standby mode with electronic signature read
30
µs
1.
Details of how to find the process on the device marking are given in application note AN1995.
2.
50 MHz operation is also available in products with process technology code X, but with a reduced supply voltage range
(2.7 to 3.6 V).
3.
tCH + tCL must be greater than or equal to 1/ fC.
4.
Value guaranteed by characterization, not 100% tested in production.
5.
Expressed as a slew-rate.
6.
Only applicable as a constraint for a WRSR instruction when SRWD is set to ‘1’.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com