数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TS4855 数据表(PDF) 3 Page - STMicroelectronics

部件名 TS4855
功能描述  LOUDSPEAKER & HEADSET DRIVER WITH VOLUME CONTROL
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

TS4855 数据表(HTML) 3 Page - STMicroelectronics

  TS4855 Datasheet HTML 1Page - STMicroelectronics TS4855 Datasheet HTML 2Page - STMicroelectronics TS4855 Datasheet HTML 3Page - STMicroelectronics TS4855 Datasheet HTML 4Page - STMicroelectronics TS4855 Datasheet HTML 5Page - STMicroelectronics TS4855 Datasheet HTML 6Page - STMicroelectronics TS4855 Datasheet HTML 7Page - STMicroelectronics TS4855 Datasheet HTML 8Page - STMicroelectronics TS4855 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 27 page
background image
SPI Bus Interface
TS4855
3/27
2
SPI BUS INTERFACE
2.1 Pin Descriptions
2.2 SPI Operation Description
The serial data bits are organized into a field
containing 8 bits of data as shown in Table 1. The
DATA 0 to DATA 2 bits determine the output
mode of the TS4855 as shown in Table 2. The
DATA 3 to DATA 7 bits determine the gain level
setting as illustrated by Table 3. For each SPI
transfer, the data bits are written to the DATA pin
with the least significant bit (LSB) first. All serial
data are sampled at the rising edge of the CLK
signal. Once all the data bits have been sampled,
ENB transitions from logic-high to logic low to
complete the SPI sequence. All 8 bits must be
received before any data latch can occur. Any
excess CLK and DATA transitions will be ignored
after the height rising clock edge has occurred.
For any data sequence longer than 8 bits, only the
first 8 bits will get loaded into the shift register and
the rest of the bits will be disregarded.
(SD = Shut Down Mode, PHS = Non Filtered Phone In HS, PIHF = External High Pass Filtered Phone In IHF)
Pin
Functional Description
DATA
This is the serial data input pin
CLK
This is the clock input pin
ENB
This is the SPI enable pin active at high level
Table 1: Bit Allocation
DATA
MODES
LSB
DATA 0
Mode 1
DATA 1
Mode 2
DATA 2
Mode 3
DATA 3
gain 1
DATA 4
gain 2
DATA 5
gain 3
DATA 6
gain 4
MSB
DATA 7
gain 5
Table 2: Output Mode Selection
Output
Mode #
DATA 2
DATA 1
DATA 0
SPKRout
Rout
Lout
0
0
0
0
SD
SD
SD
10
0
1
+12dBxPIHF
SD
SD
20
1
0
MUTE
G1xPHS
G1xPHS
30
1
1
+12dBxPIHF
G1xPHS
G1xPHS
41
0
0
MUTE
G2xRin
G2xLin
51
0
1
+12dBxPIHF
G2xRin
G2xLin
61
1
0
MUTE
G1xPHS+
G2xRin
G1xPHS+
G2xLin
71
1
1
+12dBxPIHF
G1xPHS+
G2xRin
G1xPHS+
G2xLin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com