STR71XF_08 datasheet(7/78 Pages) STMICROELECTRONICS

7 / 78 page

STR71xF

System architecture

7/78

Flexible power management

To minimize power consumption, you can program the STR71x to switch to SLOW, WAIT,

LPWAIT (low power wait), STOP or STANDBY mode depending on the current system

activity in the application.

Flexible clock control

Two external clock sources can be used, a main clock and a 32 kHz backup clock. The

embedded PLL allows the internal system clock (up to 66 MHz) to be generated from a main

clock frequency of 16 MHz or less. The PLL output frequency can be programmed using a

wide selection of multipliers and dividers. The microcontroller core, APB1 and APB2

peripherals are in separate clock domains and can be programmed to run at different

frequencies during application runtime. The clock to each peripheral is gated with an

individual control bit to optimize power usage by turning off peripherals any time they are not

required.

Voltage regulators

The STR71x requires an external 3.0-3.6V power supply. There are two internal Voltage

Regulators for generating the 1.8V power supply for the core and peripherals. The main VR

is switched off during low power operation.

Low voltage detectors

Both the Main Voltage Regulator and the Low Power Voltage Regulator contain each a low

voltage detection circuitry which keep the device under reset when the corresponding

controlled voltage value (V18 or V18BKP) falls below 1.35V (+/- 10%). This enhances the

security of the system by preventing the MCU from going into an unpredictable state.

An external reset circuit must be used to provide the RESET at V33 power-up. It is not

sufficient to rely on the RESET generated by the LVD in this case. This is because LVD

operation is guaranteed only when V33 is within the specification.

3.1

On-chip peripherals

CAN interface (STR710 and STR712)

The CAN module is compliant with the CAN specification V2.0 part B (active). The bit rate

can be programmed up to 1 MBaud.

USB interface (STR710 and STR711)

The full-speed USB interface is USB V2.0 compliant and provides up to 16 bidirectional/32

unidirectional endpoints, up to 12 Mb/s (full-speed), support for bulk transfer, isochronous

transfers and USB Suspend/Resume functions.

Standard timers

Each of the four timers have a 16-bit free-running counter with 7-bit prescaler

Three timers each provide up to two input capture/output compare functions, a pulse

counter function, and a PWM channel with selectable frequency.

The fourth timer is not connected to the I/O ports. It can be used by the application software

for general timing functions.

STR71XF 数据表(PDF) 7 Page - STMicroelectronics

STR71XF 数据表(HTML) 7 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载