 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MSC8103RM/D 数据表(PDF) 51 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC8103RM/D 数据表(HTML) 51 Page - Freescale Semiconductor, Inc |
|
|
51 / 104 page  AC Timings MSC8103 Network Digital Signal Processor, Rev. 11 Freescale Semiconductor 2-11 2.6.4.3 Host Reset Configuration Host reset configuration allows the host to program the reset configuration word via the Host port after PORESET is deasserted, as described in the MSC8103 Reference Manual. The MSC8103 samples the signals described in Table 2-13 one the rising edge of PORESET when the signal is deasserted. If HPE is sampled high, the host port is enabled. In this mode the RSTCONF pin must be pulled up. The device extends the internal PORESET until the host programs the reset configuration word register. The host must write four 8-bit half-words to the Host Reset Configuration Register address to program the reset configuration word, which is 32 bits wide. For more information, see the MSC8103 Reference Manual. The reset configuration word is programmed before the internal PLL and DLL in the MSC8103 are locked. The host must program it after the rising edge of the PORESET input. In this mode, the host must have its own clock that does not depend on the MSC8103 clock. After the PLL and DLL are locked, HRESET remains asserted for another 512 bus clocks and is then released. The SRESET is released three bus clocks later (see Figure 2-7). 4 Delay from SPLL lock to DLL lock • DLL enabled — BCLK = 18 MHz — BCLK = 75 MHz • DLL disabled 3073 / BLCK — 170.72 40.97 0.0 µs µs ns 5 Delay from SPLL lock to HRESET deassertion • DLL enabled — BCLK = 18 MHz — BCLK = 75 MHz • DLL disabled — BCLK = 18 MHz — BCLK = 75 MHz 3585 / BLCK 512 / BLCK 199.17 47.5 28.4 6.83 µs µs µs µs 6 Delay from SPLL lock to SRESET deassertion • DLL enabled — BCLK = 18 MHz — BCLK = 75 MHz • DLL disabled — BCLK = 18 MHz — BCLK = 75 MHz 3588 / BLCK 515 / BLCK 199.33 47.84 28.61 6.87 µs µs µs µs Note: Value given for lowest possible CLKIN frequency 18 MHz to ensure proper initialization of reset sequence. Table 2-14. Reset Timing (Continued) No. Characteristics Expression Min Max Unit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
