M50LPW080 datasheet(11/44 Pages) STMICROELECTRONICS

11 / 44 page

11/44

M50LPW080

Write Protect, WP, does not affect the protection of

the Top Block (Block 15).

Write Protect, WP, must be set prior to a Program

or Block Erase operation is initiated and must not

be changed until the operation completes or un-

predictable results may occur. Care should be tak-

en to avoid unpredictable behavior by changing

WP during Program or Erase Suspend.

Reserved for Future Use (RFU). These pins do

not have assigned functions in this revision of the

part. They must be left disconnected.

Table 4. Block Addresses

Address/Address Multiplexed (A/A Mux)

Signal Descriptions

For the Address/Address Multiplexed (A/A Mux)

Interface see Figure 3. and Table 2..

Address Inputs (A0-A10). The Address Inputs

are used to set the Row Address bits (A0-A10) and

the Column Address bits (A11-A19). They are

latched during any bus operation by the Row/Col-

umn Address Select input, RC.

Data Inputs/Outputs (DQ0-DQ7). The Data In-

puts/Outputs hold the data that is written to or read

from the memory. They output the data stored at

the selected address during a Bus Read opera-

tion. During Bus Write operations they represent

the commands sent to the Command Interface of

the internal state machine. The Data Inputs/Out-

puts, DQ0-DQ7, are latched during a Bus Write

operation.

Output Enable (G). The Output Enable, G, con-

trols the Bus Read operation of the memory.

Write Enable (W). The Write Enable, W, controls

the Bus Write operation of the memory’s Com-

mand Interface.

Row/Column Address Select (RC). The

Row/

Column Address Select input selects whether the

Address Inputs should be latched into the Row Ad-

dress bits (A0-A10) or the Column Address bits

(A11-A19). The Row Address bits are latched on

the falling edge of RC whereas the Column Ad-

dress bits are latched on the rising edge.

Ready/Busy Output (RB). The Ready/Busy pin

gives the status of the memory’s Program/Erase

Controller. When Ready/Busy is Low, VOL, the

memory is busy with a Program or Erase operation

and it will not accept any additional Program or

Erase command except the Program/Erase Sus-

pend command. When Ready/Busy is High, VOH,

the memory is ready for any Read, Program or

Erase operation.

Supply Signal Descriptions

The Supply Signals are the same for both interfac-

es.

VCC Supply Voltage. The VCC Supply Voltage

supplies the power for all operations (Read, Pro-

gram, Erase etc.).

The Command Interface is disabled when the VCC

Supply Voltage is less than the Lockout Voltage,

VLKO. This prevents Bus Write operations from ac-

cidentally damaging the data during power up,

power down and power surges. If the Program/

Erase Controller is programming or erasing during

this time then the operation aborts and the memo-

ry contents being altered will be invalid. After VCC

becomes valid the Command Interface is reset to

Read mode.

A 0.1µF capacitor should be connected between

the VCC Supply Voltage pins and the VSS Ground

pin to decouple the current surges from the power

supply. Both VCC Supply Voltage pins must be

connected to the power supply. The PCB track

widths must be sufficient to carry the currents re-

quired during program and erase operations.

VPP Optional Supply Voltage. The VPP Optional

Supply Voltage pin is used to select the Fast Pro-

gram (see the Quadruple Byte Program Command

description) and Fast Erase options of the memory

and to protect the memory. When VPP < VPPLK

Program and Erase operations cannot be per-

formed and an error is reported in the Status Reg-

ister if an attempt to change the memory contents

is made. When VPP = VCC Program and Erase op-

erations take place as normal. When VPP = VPPH

Fast Program (if a Quadruple Byte Program Com-

mand is performed) and Fast Erase operations are

Size

(Kbytes)

Address Range

Block

Number

Block Type

F0000h-FFFFFh

Top Block

E0000h-EFFFFh

Main Block

D0000h-DFFFFh

Main Block

C0000h-CFFFFh

Main Block

B0000h-BFFFFh

Main Block

A0000h-AFFFFh

Main Block

90000h-9FFFFh

Main Block

80000h-8FFFFh

Main Block

70000h-7FFFFh

Main Block

60000h-6FFFFh

Main Block

50000h-5FFFFh

Main Block

40000h-4FFFFh

Main Block

30000h-3FFFFh

Main Block

20000h-2FFFFh

Main Block

10000h-1FFFFh

Main Block

00000h-0FFFFh

Main Block

M50LPW080 数据表(PDF) 11 Page - STMicroelectronics

M50LPW080 数据表(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载

链接网址

M50LPW080 数据表(PDF) 11 Page - STMicroelectronics

M50LPW080 数据表(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表 下载

链接网址

数据表下载