| 数据搜索系统,热门电子元器件搜索 |
|
AM261...ZFG 数据表(PDF) 148 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM261...ZFG 数据表(HTML) 148 Page - Texas Instruments |
|
148 / 218 page ![]() SPI_CS[i] (OUT) SPI_SCLK (OUT) SPI_SCLK (OUT) SPI_D[x] (IN) SPI_CS[i] (OUT) SPI_SCLK (OUT) SPI_SCLK (OUT) SPI_D[x] (IN) Bit n-1 Bit n-2 Bit n-3 Bit n-4 Bit 0 Bit n-1 Bit n-2 Bit n-3 Bit 1 Bit 0 PHA=0 EPOL=1 PHA=1 EPOL=1 POL=0 POL=1 POL=0 POL=1 SM8 SM9 SM3 SM1 SM2 SM1 SM8 SM9 SM3 SM1 SM2 SM1 SM2 SM3 SM2 SM3 SM4 SM5 SM4 SM5 SM4 SM4 SM5 SM5 SPRSP08_TIMING_McSPI_02 Figure 6-41. SPI Controller Mode Receive Timing 6.11.5.11.3 SPI Controller Mode Switching Characteristics (Clock Phase = 0) NO. PARAMETER DESCRIPTION MIN MAX UNIT Normal Mode SM1 tc(SPICLK) Cycle time, SPI_SCLK 20 ns SM2 tw(SPICLKL) Typical Pulse duration, SPI_SCLK low –1 + 0.5P(1) ns SM3 tw(SPICLKH) Typical Pulse duration, SPI_SCLK high –1 + 0.5P(1) ns SM6 td(SPICLK-SIMO) Delay time, SPI_SCLK active edge to SPI_D[x] transition –3 2 ns SM7 tsk(CS-SIMO) Delay time, SPI_CS[i] active to SPI_D[x] transition 5 ns SM8 td(SPICLK-CS) Delay time, SPI_CS[i] active to SPI_SCLK first edge PHA = 0 –4 + B(3) ns PHA = 1 –4 + A(2) ns AM2612, AM2611, AM2611-Q1, AM2612-Q1 SPRSPA7C – SEPTEMBER 2024 – REVISED JULY 2025 www.ti.com 148 Submit Document Feedback Copyright © 2025 Texas Instruments Incorporated Product Folder Links: AM2612 AM2611 AM2611-Q1 AM2612-Q1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |