M25P05-AVMP6TP datasheet(35/52 Pages) NUMONYX

35 / 52 page

M25P05-A

Power-up and power-down

35/52

Power-up and power-down

At power-up and power-down, the device must not be selected (that is Chip Select (S) must

follow the voltage applied on VCC) until VCC reaches the correct value:

●

VCC(min) at power-up, and then for a further delay of tVSL

●

VSS at power-down

A safe configuration is provided in Section 3: SPI modes.

To avoid data corruption and inadvertent write operations during power-up, a power on reset

(POR) circuit is included. The logic inside the device is held reset while VCC is less than the

power on reset (POR) threshold voltage, VWI – all operations are disabled, and the device

does not respond to any instruction.

Moreover, the device ignores all write enable (WREN), page program (PP), sector erase

(SE), bulk erase (BE) and write status register (WRSR) instructions until a time delay of

tPUW has elapsed after the moment that VCC rises above the VWI threshold. However, the

correct operation of the device is not guaranteed if, by this time, VCC is still below VCC(min).

No write status register, program or erase instructions should be sent until the later of:

●

tPUW after VCC passed the VWI threshold

●

tVSL after VCC passed the VCC(min) level

These values are specified in Table 8.

If the delay, tVSL, has elapsed, after VCC has risen above VCC(min), the device can be

selected for read instructions even if the tPUW delay is not yet fully elapsed.

At power-up, the device is in the following state:

●

The device is in the standby mode (not the deep power-down mode)

●

The write enable latch (WEL) bit is reset

●

The write in progress (WIP) bit is reset.

Normal precautions must be taken for supply rail decoupling, to stabilize the VCC supply.

Each device in a system should have the VCC rail decoupled by a suitable capacitor close to

the package pins (generally, this capacitor is of the order of 100 nF).

At power-down, when VCC drops from the operating voltage, to below the power on reset

(POR) threshold voltage, VWI, all operations are disabled and the device does not respond

to any instruction (the designer needs to be aware that if a power-down occurs while a write,

program or erase cycle is in progress, some data corruption can result).

M25P05-AVMP6TP 数据表(PDF) 35 Page - Numonyx B.V

M25P05-AVMP6TP 数据表(HTML) 35 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载