M25P05-AVMP6TP datasheet(24/52 Pages) NUMONYX

24 / 52 page

Instructions

M25P05-A

24/52

When the status register write disable (SRWD) bit of the status register is set to ‘1’, two

cases need to be considered, depending on the state of Write Protect (W):

●

If Write Protect (W) is driven High, it is possible to write to the status register provided

that the write enable latch (WEL) bit has previously been set by a write enable (WREN)

instruction

●

If Write Protect (W) is driven Low, it is not possible to write to the status register even if

the write enable latch (WEL) bit has previously been set by a write enable (WREN)

instruction (attempts to write to the status register are rejected, and are not accepted

for execution). As a consequence, all the data bytes in the memory area that are

software protected (SPM) by the block protect (BP1, BP0) bits of the status register, are

also hardware protected against data modification.

Regardless of the order of the two events, the hardware protected mode (HPM) can be

entered:

●

by setting the status register write disable (SRWD) bit after driving Write Protect (W)

Low

●

or by driving Write Protect (W) Low after setting the status register write disable

(SRWD) bit.

The only way to exit the hardware protected mode (HPM) once entered is to pull Write

Protect (W) High.

If Write Protect (W) is permanently tied High, the hardware protected mode (HPM) can

never be activated, and only the software protected mode (SPM), using the block protect

(BP1, BP0) bits of the status register, can be used.

Figure 11.

Write status register (WRSR) instruction sequence

AI02282D

3456789 10 11 12 13 14 15

High Impedance

Instruction

Status

765432

MSB

M25P05-AVMP6TP 数据表(PDF) 24 Page - Numonyx B.V

M25P05-AVMP6TP 数据表(HTML) 24 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载