数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

APM32F103RBT6-R 数据表(PDF) 46 Page - Geehy Semiconductor Co., Ltd.

部件名 APM32F103RBT6-R
功能描述  Arm® Cortex® -M3 based 32-bit MCU
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GEEHY [Geehy Semiconductor Co., Ltd.]
网页  https://global.geehy.com/
标志 GEEHY - Geehy Semiconductor Co., Ltd.

APM32F103RBT6-R 数据表(HTML) 46 Page - Geehy Semiconductor Co., Ltd.

Back Button APM32F103RBT6-R Datasheet HTML 42Page - Geehy Semiconductor Co., Ltd. APM32F103RBT6-R Datasheet HTML 43Page - Geehy Semiconductor Co., Ltd. APM32F103RBT6-R Datasheet HTML 44Page - Geehy Semiconductor Co., Ltd. APM32F103RBT6-R Datasheet HTML 45Page - Geehy Semiconductor Co., Ltd. APM32F103RBT6-R Datasheet HTML 46Page - Geehy Semiconductor Co., Ltd. APM32F103RBT6-R Datasheet HTML 47Page - Geehy Semiconductor Co., Ltd. APM32F103RBT6-R Datasheet HTML 48Page - Geehy Semiconductor Co., Ltd. APM32F103RBT6-R Datasheet HTML 49Page - Geehy Semiconductor Co., Ltd. APM32F103RBT6-R Datasheet HTML 50Page - Geehy Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 78 page
background image
w w w. g e e h y. c o m
P a g e 45
5.11
Communication peripherals
5.11.1 I2C peripheral characteristics
Table37 I2C Interface Characteristics (TA=25
℃, V
DD=3.3V)
Symbol
Parameter
Standard I2C (1)
Standard I2C (1) (2)
Unit
Minimum
value
Maximu
m value
Minimum
value
Maximu
m value
tw(SCLL)
SCL clock low time
4.7
-
1.3
-
μs
tw(SCLH)
SCL clock high time
4.0
-
0.6
-
tsu(SDA)
SDA setup time
250
-
100
-
ns
th(SDA)
SDA data hold time
0(3)
-
0(4)
9003)
tr(SDA)
tr(SCL)
SDA and SCL rise time
-
1000
20+0.1Cb
300
tf(SDA)
tf(SCL)
SDA and SCL fall time
-
300
-
300
th(STA)
Start condition hold time
4.0
-
0.6
-
μs
tsu(STA)
Setup time of repeated start condition
4.7
-
0.6
-
tsu(STO)
Setup time of stop condition
4.0
-
0.6
-
μs
tw(STO:STA)
Time from stop condition to start
condition (the bus is idle)
10.86
-
3.85
-
μs
1.
Guaranteed by design and not tested in production.
2.
To achieve the maximum frequency of I2C in standard mode, fPCLK1 must be greater than 2MHz.
To achieve maximum frequency of I2C in fast mode, fPCLK1 must be greater than 4MHz.
3.
If you do not want to prolong the low-level time of SCL signal, the maximum hold time of the start
condition must be met.
4.
In order to cross the undefined area of the falling edge of SCL, the SDA signal must have a hold
time of at least 300ns in the MCU.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com