| 数据搜索系统,热门电子元器件搜索 |
|
AS7038RB 数据表(PDF) 118 Page - ams-OSRAM AG |
|
|
|||||||||||||||||||||||||||||
AS7038RB 数据表(HTML) 118 Page - ams-OSRAM AG |
|
118 / 127 page ![]() Document Feedback AS7038RB Functional Description Datasheet • PUBLIC DS000726 • v2-00 • 2021-Jun-02 126 │ 117 Addr: 0xa1 STATUS2 Bit Bit Name Default Access Bit Description 0 irq_ecg_threshold 0 R_PUSH1 If programmed ecg_leadsdet_pol=0, the ecg ADC value was below the programmed ecg_threshold_low setting If programmed ecg_leadsdet_pol=1, the ecg ADC value was above the programmed ecg_threshold_high setting The STATUS2 register shows the current state of the interface. Some bits in here can trigger an interrupt. In normal mode, an asserted bit can be cleared by writing a '1' to it (in normal mode). In clear-on-read mode, reading the STATUS2 register clears all bits. CLIPSTATUS (Address 0xa2) Figure 164: CLIPSTATUS Register Addr: 0xa2 CLIPSTATUS Bit Bit Name Default Access Bit Description 7:4 Not used 0 RO Not used 3 pd_clipdetect_l 0 RO If this bit is asserted, photo diode amplifier has been below the lower threshold 2 pd_clipdetect_h 0 RO If this bit is asserted, photo diode amplifier has been above the upper threshold 1 sd_clipdetect_l 0 RO If this bit is asserted, photo diode amplifier has been below the lower threshold 0 sd_clipdetect_h 0 RO If this bit is asserted, photo diode amplifier has been above the upper threshold |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |