数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS7341L 数据表(PDF) 44 Page - ams-OSRAM AG

部件名 AS7341L
功能描述  10-Channel Spectral Sensor Frontend
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSOSRAM [ams-OSRAM AG]
网页  https://ams-osram.com/
标志 AMSOSRAM - ams-OSRAM AG

AS7341L 数据表(HTML) 44 Page - ams-OSRAM AG

Back Button AS7341L Datasheet HTML 40Page - ams-OSRAM AG AS7341L Datasheet HTML 41Page - ams-OSRAM AG AS7341L Datasheet HTML 42Page - ams-OSRAM AG AS7341L Datasheet HTML 43Page - ams-OSRAM AG AS7341L Datasheet HTML 44Page - ams-OSRAM AG AS7341L Datasheet HTML 45Page - ams-OSRAM AG AS7341L Datasheet HTML 46Page - ams-OSRAM AG AS7341L Datasheet HTML 47Page - ams-OSRAM AG AS7341L Datasheet HTML 48Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 65 page
background image
Document Feedback
AS7341L
Register Description
Datasheet
• PUBLIC
DS000718
• v1-00 • 2020-May-25
64
│ 43
STATUS Register (Address 0x93)
The primary status register for AS7341L indicates if there are saturation or interrupt events that need
to be handled by the user. This register is self-
clearing, meaning that writing a “1” to any bit in the
register clears that status bit. In this way, the user should read the STATUS register, handle all
indicated event(s) and then write the register value back to STATUS to clear the handled events.
Writing “0” will not clear those bits if they have a value of “1”, which means that new events that
occurred since the last read of the STATUS register will not be accidentally cleared.
Figure 60:
STATUS Register
Addr: 0x93
STATUS
Bit
Bit Name
Default
Access
Bit Description
7:4
reserved
0
R
reserved
3
AINT
0
R, SC
Spectral Channel Interrupt.
If SP_IEN is set, indicates that a spectral event that
met the programmed thresholds and persistence
(APERS) occurred.
2
FINT
0
R, SC
FIFO Buffer Interrupt.
If FIEN is set, indicates that the FIFO_LVL fulfills the
threshold condition. If cleared by writing 1, the
interrupt will be asserted again as more data is
collected. To fully clear this interrupt, all data must
be read from the FIFO buffer.
1
CINT
0
R, SC
Calibration Interrupt.
0
SINT
0
R, SC
System Interrupt.
If SIEN is set, indicates that system interrupt is set.
Refer to Figure 63 Status 5 register.
STATUS 2 Register (Address 0xA3)
Figure 61:
STATUS 2 Register
Addr: 0xA3
STATUS 2
Bit
Bit Name
Default
Access
Bit Description
7
reserved
0
reserved
6
AVALID
0
R
Spectral Valid.
Indicates that the spectral measurement has been
completed
5
reserved
0
reserved
4
ASAT_DIGITAL
0
R
Digital Saturation.
Indicates that the maximum counter value has been
reached. Maximum counter value depends on
integration time set in the ATIME register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com