301020013 datasheet(52/109 Pages) AMSOSRAM

52 / 109 page

Dragster

Datasheet • PUBLIC • Document Feedback

DS000444 • v5-00 • 2025-Aug-29

52 / 109

9.1.5

Control register 3 (Address 0x05)

Table 21: Control register 3

Address: 0x05

Default value: 0x12

Access: Read/Write

Bit

Bit name

Default value

Bit description

7:6

N/A

00b

Not used

5:3

Bandgap Switch

010b

These bits can be used to trim the reference current

generated by the bandgap circuit of different

segments. The bits configuration is shown in

Table 22.

2:2

Enable Offset SRAM(1)

Set to '0' – Offset SRAM is powered down. Stored

offset values are lost.

Set to '1' – Offset SRAM is enabled.

1:1

Re-linearization

Set to '0' – In companding ADC mode the piece wise

linear compressed data is given out.

Set to '1' – When using the companding ADC mode,

the compressed data is re-linearized on chip to a

linear 12 bits representation. It is recommended to

use dithering (control register 0x01 bit 3) together

with this feature to avoid missing codes in the output

signal.

0:0

Pixel Clock Output

Enable

Set to '0' – The pixel clock pad is in tristate mode. No

pixel clock in given out.

Set to '1' – The pixel clock is provided to the user on

the pad.

(1) Feature related to digital subtraction, which is not recommended to be set to ‘1’. Still, if using this feature, it is at user’s

responsibility.

301020013 数据表(PDF) 52 Page - ams-OSRAM AG

301020013 数据表(HTML) 52 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载