数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RZ/G2L 数据表(PDF) 60 Page - Renesas Technology Corp

部件名 RZ/G2L
功能描述  RZ 32 & 64-bit MPUs, RZ/G Series
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

RZ/G2L 数据表(HTML) 60 Page - Renesas Technology Corp

Back Button RZ/G2L Datasheet HTML 56Page - Renesas Technology Corp RZ/G2L Datasheet HTML 57Page - Renesas Technology Corp RZ/G2L Datasheet HTML 58Page - Renesas Technology Corp RZ/G2L Datasheet HTML 59Page - Renesas Technology Corp RZ/G2L Datasheet HTML 60Page - Renesas Technology Corp RZ/G2L Datasheet HTML 61Page - Renesas Technology Corp RZ/G2L Datasheet HTML 62Page - Renesas Technology Corp RZ/G2L Datasheet HTML 63Page - Renesas Technology Corp RZ/G2L Datasheet HTML 64Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 74 page
background image
RZ/G2L Group, RZ/G2LC Group
3. Electrical Characteristics
R01DS0484EJ0110
Rev.1.10
Page 60 of 74
May 30, 2025
3.5.18
Serial Communications Interface with FIFO (SCIFA) Access Timing
Table 3.45
SCIFA Timing
Item
Symbol
Min.
Max.
Unit
Figures
SCIFA
Input clock cycle
Asynchronous
tScyc
4
—
tp1cyc*
1
Figure 3.46
Clocked
synchronous
12
—
Input clock pulse width
tSCKW
0.4
0.6
tp1cyc*
1
Input clock rise time
tSCKr
—
5
ns
Input clock fall time
tSCKf
—
5
ns
Output clock cycle
Asynchronous*2
tScyc
8
—
tp1cyc*
1
Clocked
synchronous
4
—
Output clock pulse width
tSCKW
0.4
0.6
tp1cyc*
1
Output clock rise time
tSCKr
—
9
ns
Output clock fall time
tSCKf
—
9
ns
Transmit data delay time
Internal clock
tTXD
−10
10
ns
Figure 3.47
External clock
3 × tp1cyc*
1
4 × tp1cyc*
1
+ 20
Receive data setup time
Internal clock
tRXS
3 × tp1cyc*
1
+ 20
—
ns
External clock
tp1cyc*
1 +
10
—
Receive data hold time
Internal clock
tRXH
−3 ×
tp1cyc*
1
—
ns
External clock
2 × tp1cyc*
1
+ 10
—
Note:
AC access timing condition: drive ability 12mA, output load 30pF, slew rate = fast
Note 1.
tp1cyc indicates peripheral clock means SCIFn_CLK_PCK (P0
ϕ) (n = 0 to 4).
Note 2.
When the SEMR.ABCS0 and SEMR.BGDM bits are set to 1.
SCIFn_SCK
(n = 0 to 4)
tSCKW
tScyc
tSCKr
tSCKf
Figure 3.46
SCK Input Clock Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com