SIM6892MS datasheet(22/55 Pages) SANKEN

22 / 55 page

SIM689xM Series

SIM689xM-DSE Rev.3.4

SANKEN ELECTRIC CO., LTD.

Mar. 05, 2024

https://www.sanken-ele.co.jp/en

VCC1

VB1B

VB3

COM2

VCC2

COM1

VBB

VB2

VCC

CB1

CB3

CB2

MICs

HO1

HO2

HO3

DB1

DB2

DB3

RB1

RB2

RB3

VDC

CBP1

CBP3

CBP2

Figure 12-1.

Bootstrap Circuit

Figure 12-2 shows an internal level-shifting circuit. A

high-side output signal, HOx, is generated according to

an input signal on the HINx pin. When an input signal

on the HINx pin transits from low to high (rising edge),

a “Set” signal is generated. When the HINx input signal

transits from high to low (falling edge), a “Reset” signal

is generated. These two signals are then transmitted to

the high-side by the level-shifting circuit and are input to

the SR flip-flop circuit. Finally, the SR flip-flop circuit

feeds an output signal, Q (i.e., HOx).

Figure 12-3 is a timing diagram describing how noise

or other detrimental effects will improperly influence the

level-shifting process. When a noise-induced rapid

voltage drop between the VBx and output pins (U, V, or

W1; hereafter “VBx–HSx”) occurs after the Set signal

generation, the next Reset signal cannot be sent to the

SR flip-flop circuit. And the state of an HOx signal stays

logic high (or “H”) because the SR flip-flop does not

respond. With the HOx state being held high (i.e., the

high-side transistor is in an on-state), the next LINx

signal turns on the low-side transistor and causes a

simultaneously-on condition, which may result in

critical damage to the IC. To protect the VBx pin against

such a noise effect, add a bootstrap capacitor, CBx, in

each phase. CBx must be placed near the IC and be

connected between the VBx and HSx pins with a

minimal length of traces. To use an electrolytic capacitor,

add a 0.01 μF to 0.1 μF bypass capacitor, CBPx, in

parallel near these pins used for the same phase.

HINx

Input

logic

Pulse

generator

COM1

Set

Reset

HOx

VBx

HSx

Figure 12-2.

Internal Level-shifting Circuit

HINx

Set

Reset

VBx–HSx

VBS(OFF)

VBS(ON)

Stays logic high

Figure 12-3.

Waveforms at VBx–HSx Voltage Drop

12.2.3

VCC1 and VCC2

These are the logic supply pins for the built-in control

MICs. The VCC1 and VCC2 pins must be externally

connected on a PCB because they are not internally

connected. To prevent malfunction induced by supply

ripples or other factors, put a 0.01 μF to 0.1 μF ceramic

capacitor, CP, near these pins. To prevent damage caused

by surge voltages, put an 18 V to 20 V Zener diode, DZ,

between the VCCx and COMx pins.

Voltages to be applied between the VCCx and COMx

pins should be regulated within the recommended

operational range of VCC, given in Section 0.

VCC1

COM2

VCC2

COM1

VCC

MIC

CVCC

Figure 12-4.

VCCx Pin Peripheral Circuit

SIM6892MS 数据表(PDF) 22 Page - Sanken electric

SIM6892MS 数据表(HTML) 22 Page - Sanken electric

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载

链接网址

SIM6892MS 数据表(PDF) 22 Page - Sanken electric

SIM6892MS 数据表(HTML) 22 Page - Sanken electric

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表 下载

链接网址

数据表下载