数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PSD511B1 数据表(PDF) 92 Page - STMicroelectronics

部件名 PSD511B1
功能描述  Low Cost Field Programmable Microcontroller Peripherals
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PSD511B1 数据表(HTML) 92 Page - STMicroelectronics

Back Button PSD511B1 Datasheet HTML 88Page - STMicroelectronics PSD511B1 Datasheet HTML 89Page - STMicroelectronics PSD511B1 Datasheet HTML 90Page - STMicroelectronics PSD511B1 Datasheet HTML 91Page - STMicroelectronics PSD511B1 Datasheet HTML 92Page - STMicroelectronics PSD511B1 Datasheet HTML 93Page - STMicroelectronics PSD511B1 Datasheet HTML 94Page - STMicroelectronics PSD511B1 Datasheet HTML 95Page - STMicroelectronics PSD511B1 Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 153 page
background image
PSD5XX Family
89
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
****
FrezAck3
FrezAck2
FrezAck1
FrezAck0
NOTES: At RESET all these bits intialize as 0's.
* = Not used.
9.6.2.6 Status Flags Register
There are eight READ-ONLY status flags. The lower four bits represent Freeze
Acknowledge bits.
Counter/Timer
Registers
(Cont.)
FrezAck Bits
These Freeze Acknowledge bits are useful in the Freeze/Freeze Acknowledge protocol.
After the Microcontroller senses that the FrezAck bit is being set it proceeds to access the
Image Register for a read or write operation.
FrezAck0 Bit:
When this bit is
1:
Image Register Access is granted.
0:
Image Register Access is not granted.
FrezAck1 Bit:
When this bit is
1:
Image Register Access is granted.
0:
Image Register Access is not granted.
FrezAck2 Bit:
When this bit is
1:
Image Register Access is granted.
0:
Image Register Access is not granted.
FrezAck3 Bit:
When this bit is
1:
Image Register Access is granted.
0:
Image Register Access is not granted.
DLCY Register:
Bits
<4:0> of the DLCY register are used to assign Delay Cycles to the Counter/Timer.
Various Clock Scaling values possible are 0 through 31 (decimal).
At RESET these bits initialize as 0. If necessary, the user has the option to set these bits up
to generate Delay Cycles (DLCY) to scale down the Counter/Timer clock (see Table 24).
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
**
*
DLCY4
DLCY3
DLCY2
DLCY1
DLCY0
NOTE: * = Not used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com