M95010-RBN3G datasheet(15/37 Pages) STMICROELECTRONICS

15 / 37 page

15/37

M95040, M95020, M95010

Write Status Register (WRSR)

This instruction has no effect on bits b7, b6, b5, b4,

b1 and b0 of the Status Register.

As shown in Figure 11., to send this instruction to

the device, Chip Select (S) is first driven Low. The

bits of the instruction byte and data byte are then

shifted in on Serial Data Input (D).

The instruction is terminated by driving Chip Se-

lect (S) High. Chip Select (S) must be driven High

after the rising edge of Serial Clock (C) that latch-

es the eighth bit of the data byte, and before the

the next rising edge of Serial Clock (C). If this con-

dition is not met, the Write Status Register

(WRSR) instruction is not executed. The self-

timed Write Cycle starts, and continues for a peri-

od tW (as specified in Table 18. to Table 22.), at

the end of which the Write in Progress (WIP) bit is

reset to 0.

The instruction is not accepted, and is not execut-

ed, under the following conditions:

–

if the Write Enable Latch (WEL) bit has not

been set to 1 (by executing a Write Enable

instruction just before)

–

if a Write Cycle is already in progress

–

if the device has not been deselected, by Chip

Select (S) being driven High, after the eighth

bit, b0, of the data byte has been latched in

–

if Write Protect (W) is Low.

Figure 11. Write Status Register (WRSR) Sequence

AI01445B

3456789 10 11 12 13 14 15

High Impedance

Instruction

Status

765432

MSB

M95010-RBN3G 数据表(PDF) 15 Page - STMicroelectronics

M95010-RBN3G 数据表(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

数据表下载