数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F168 数据表(PDF) 63 Page - STMicroelectronics

部件名 ST10F168
功能描述  16-BIT MCU WITH 256K BYTE FLASH MEMORY AND 8K BYTE RAM
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F168 数据表(HTML) 63 Page - STMicroelectronics

Back Button ST10F168 Datasheet HTML 59Page - STMicroelectronics ST10F168 Datasheet HTML 60Page - STMicroelectronics ST10F168 Datasheet HTML 61Page - STMicroelectronics ST10F168 Datasheet HTML 62Page - STMicroelectronics ST10F168 Datasheet HTML 63Page - STMicroelectronics ST10F168 Datasheet HTML 64Page - STMicroelectronics ST10F168 Datasheet HTML 65Page - STMicroelectronics ST10F168 Datasheet HTML 66Page - STMicroelectronics ST10F168 Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 74 page
background image
ST10F168
63/74
20.5.11 - Demultiplexed Bus
VDD = 5V ±10%, VSS = 0V, for Q6 version : TA = -40, +85°C and for Q3 version TA = -40, +125°C, CL = 100pF,
ALE cycle time = 4 TCL + 2tA + tC + tF (80ns at 25MHz CPU clock without wait states), unless otherwise
specified.
Table 25 : Demultiplexed bus characteristics
Symbol
Parameter
Maximum
CPU Clock = 25MHz
Variable CPU Clock
1/2 TCL = 1 to 25MHz
Unit
Minimum
Maximum
Minimum
Maximum
t5
CC ALE high time
10 + tA
TCL - 10+ tA
–ns
t6
CC Address setup to ALE
4 + tA
TCL - 16+ tA
–ns
t80 CC Address / Unlatched CS setup to
RD, WR (with RW-delay)
30 + 2tA
2TCL - 10 + 2tA
–ns
t81 CC Address / Unlatched CS setup to
RD, WR (no RW-delay)
10 + 2tA
TCL -10 + 2tA
–ns
t12 CC RD, WR low time (with
RW-delay)
30 + tC
2TCL - 10 + tC
–ns
t13 CC RD, WR low time (no RW-delay)
50 + tC
3TCL - 10 + tC
–ns
t14 SR RD to valid data in (with
RW-delay)
20 + tC
2TCL - 20 + tC
ns
t15 SR RD to valid data in (no
RW-delay)
40 + tC
3TCL - 20 + tC
ns
t16 SR ALE low to valid data in
40 + tA + tC
3TCL - 20
+ tA + tC
ns
t17 SR Address / Unlatched CS to valid
data in
50 + 2tA + tC
4TCL - 30
+ 2tA + tC
ns
t18 SR Data hold after RD rising edge
0
0
ns
t20 SR Data float after RD rising edge
(with RW-delay)1 2
26 + tF
2TCL - 14
+ tF + 2tA
1
ns
t21 SR Data float after RD rising edge
(no RW-delay)1 2
10 + tF
TCL - 10
+ tF + 2tA
1
ns
t22 CC Data valid to WR
20 + tC
2TCL- 20 + tC
–ns
t24 CC Data hold after WR
10 + tF
TCL - 10+ tF
–ns
t26 CC ALE rising edge after RD, WR
-10 + tF
-10 + tF
–ns
t28 CC Address / Unlatched CS hold after
RD, WR 3
0 (no tF)
-5 + tF
(tF > 0)
0 (no tF)
-5 + tF (tF > 0)
–ns
t28h CC Address / Unlatched CS hold
after WRH
-5 + tF
-5 + tF
–ns
t38 CC ALE falling edge to Latched CS
-4 - tA
10 - tA
-4 - tA
10 - tA
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com