 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ST10R172L 数据表(PDF) 23 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10R172L 数据表(HTML) 23 Page - STMicroelectronics |
|
|
23 / 68 page  23/68 ST10R172L - SERIAL CHANNELS various commonly used baud rates together with the required reload values and the deviation errors compared to the intended baudrate. SSP transmits 1...3 bytes or receives 1 byte after sending 1...3 bytes synchronously to a shift clock which is generated by the SSP. The SSP can start shifting with the LSB or with the MSB and is used to select shifting and latching clock edges, and clock polarity. Up to two chip select lines may be activated in order to direct data transfers to one or both of two peripheral devices. When the SSP is enabled, the four upper pins of Port4 can not be used as general purpose IO. Note that the segment address selection done via the system start-up configuration during reset has priority and overrides the SSP functions on these pins. S0BRS = ‘0’, fCPU = 50MHz S0BRS = ‘1’, fCPU = 50MHz Baud Rate (Baud) Deviation Error Reload Value Baud Rate (Baud) Deviation Error Reload Value 1562500 0.0% / 0.0% 0000H / 0000H 1041666 0.0% / 0.0% 0000H / 0000H 56000 +3.3% / -0.4% 001AH / 001BH 56000 +3.3% / -2.1% 0011H / 0012H 38400 +1.7% / -0.8% 0027H / 0028H 38400 +0.5% / -3.1% 001AH / 001BH 19200 +0.5% / -0.8% 0050H / 0051H 19200 +0.5% /-1.4% 0035H / 0036H 9600 +0.5% / -0.1% 00A1H/ 00A2H 9600 +0.5% / -0.5% 006BH / 006CH 4800 +0.2% / -0.1% 0144H / 0145H 4800 0.0% / -0.5% 00D8H / 00D9H 2400 0.0% / -0.1% 028AH / 028BH 2400 0.0% / -0.2% 01B1H / 01B2H 1200 0.0% / -0.1% 0515H / 0516H 1200 0.0% / -0.1% 0363H / 0364H 600 0.0% / 0.0% 0A2BH / 0A2CH 600 0.0% / -0.1% 06C7H / 06C8H 190 +0.4% /+0.4% 1FFFH / 1FFFH 75 0.0% / 0.0% 363FH / 3640H 127 +0.1% / +0.1% 1FFFH / 1FFFH Table 7 Commonly used baud rates, required reload values and deviation errors SSPCKS Value Synchronous baud rate 000 SSP clock = CPU clock divided by 2 25 MBit/s 001 SSP clock = CPU clock divided by 4 12.5 MBit/s 010 SSP clock = CPU clock divided by 8 6.25 MBit/s Table 8 Synchronous baud rate and SSPCKS reload values 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
