数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST52T410 数据表(PDF) 29 Page - STMicroelectronics

部件名 ST52T410
功能描述  8-BIT INTELLIGENT CONTROLLER UNIT ICU Three Timer/PWMs, ADC, WDG
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST52T410 数据表(HTML) 29 Page - STMicroelectronics

Back Button ST52T410 Datasheet HTML 25Page - STMicroelectronics ST52T410 Datasheet HTML 26Page - STMicroelectronics ST52T410 Datasheet HTML 27Page - STMicroelectronics ST52T410 Datasheet HTML 28Page - STMicroelectronics ST52T410 Datasheet HTML 29Page - STMicroelectronics ST52T410 Datasheet HTML 30Page - STMicroelectronics ST52T410 Datasheet HTML 31Page - STMicroelectronics ST52T410 Datasheet HTML 32Page - STMicroelectronics ST52T410 Datasheet HTML 33Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 84 page
background image
ST52T410/ST52T420/E420
29/84
Routine associated to the interrupt with higher
priority will start.
In order to avoid possible conflicts between
interrupt masking set in the main program, or
inside high level language compiler macros, the
GIP is hung up through the User Global Interrupt
Mask or the Macro Global Interrupt Mask (see
Figure 4.2).
UEGI/UDGI instruction switches on/off the User
Global Interrupt Mask, enabling/disabling the GIR
for the main program.
MEGI/MDGI instructions switch the Macro Global
Interrupt Mask on/off, in order to ensure that the
macro will not be broken.
4.3 Interrupt Sources
ST52T410/ST52x420 manages interrupt signals
generated by the internal peripherals (PWM/
Timers and Analog to Digital Converter) or coming
from the INT/PC0 pin. The External Interrupt is
active on the rising of INT/PC0 signal.
Each peripheral can be programmed in order to
generate the associated interrupt; further details
are described in the related chapter.
4.4 Interrupt Maskability
The interrupts can be masked by configuring the
REG_CONF 0 by means of LDCR, or LDCE,
instruction. The interrupt is enabled when the bit
associated to the mask interrupt is “1". Viceversa,
when the bit is ”0", the interrupt is masked and is
kept pendent.
For example:
LDRC 10,6 //load the constant 6 in the
RAM Register 10
LDCR 0, 10 // set the CONF_REG 0 with
the value stored in the RAM Register
10
the result is CONF_REG0 =00000110 enabling the
interrupts deriving from the ADC (INT_ADC)
(ST52x420 only) and from the PWM/TIMER 0
(INT_PWM/TIMER0).
(*) ST52x420 only
Reset Configuration ‘000000’
Table 4.1 Configuration Register 0
Description
Bit
Name
Value
Description
0MSKE
0
External Interrupt
Masked
1
External Interrupt
Not Masked
1
MSKAD
0
A/D Converter (*)
Interrupt
Masked
1
A/D Converter (*)
Interrupt
Not Masked
2
MSKTM0
0
PWM/TIMER 0
Interrupt
Masked
1
PWM/TIMER 0
Interrupt
Not Masked
3
MSKTM1
0
PWM/TIMER 1
Interrupt
Masked
1
PWM/TIMER 1
Interrupt
Not Masked
4
MSKTM2
0
PWM/TIMER 2
Interrupt
Masked
1
PWM/TIMER 2
Interrupt
Not Masked
5
Not used
-
6
Not used
4
Not used
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com