数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PSD413A1 数据表(PDF) 13 Page - STMicroelectronics

部件名 PSD413A1
功能描述  Low Cost Field Programmable Microcontroller Peripherals
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PSD413A1 数据表(HTML) 13 Page - STMicroelectronics

Back Button PSD413A1 Datasheet HTML 9Page - STMicroelectronics PSD413A1 Datasheet HTML 10Page - STMicroelectronics PSD413A1 Datasheet HTML 11Page - STMicroelectronics PSD413A1 Datasheet HTML 12Page - STMicroelectronics PSD413A1 Datasheet HTML 13Page - STMicroelectronics PSD413A1 Datasheet HTML 14Page - STMicroelectronics PSD413A1 Datasheet HTML 15Page - STMicroelectronics PSD413A1 Datasheet HTML 16Page - STMicroelectronics PSD413A1 Datasheet HTML 17Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 123 page
background image
PSD4XX Family
10
9.0
The PSD4XX
Architecture
PSD4XX consists of five major functional blocks:
t ZPLD Blocks
t Bus Interface
t I/O Ports
t Memory Block
t Power Management Unit
The functions of each block are described in the following sections. Many of the blocks
perform multiple functions, and are user configurable. The chip configurations are specified
by the user in the PSDsoft Development Software. Other configurations are specified by
setting up the appropriate bits in the configuration registers during run time.
9.1 The ZPLD Block
The PSD4XX series devices provide two ZPLD configurations. The ZPLD in the
PSD4XXA1 devices has 8 registered macrocells, 8 combinatorial macrocells, and up to 113
product terms.
The PSD4XXA2 has a full function ZPLD with 24 registered macrocells and up to 126
product terms.
9.1.1 The PSD4XXA1 ZPLD Block
Key Features
t 2 Embedded ZPLD devices
t 8 registered and 8 combinatorial macrocells
t Combinatorial/registered outputs
t Maximum 113 product terms
t Programmable output polarity
t User configured register clear/preset
t User configured register clock input
t 37 Inputs
t Accessible via 16 I/O pins
t Power Saving Mode
t UV-Erasable
General Description
The ZPLD block has 2 embedded PLD devices:
t DPLD
The Address Decoding PLD, generating select signals to internal I/O or memory blocks.
t GPLD
The General Purpose PLD provides 8 registered and combinatorial programmable
macrocells for general or complex logic implementation; dedicated to user application.
Figure 4 shows the architecture of the ZPLD. The PLD devices all share the same input
bus. The true or complement of the 37 input signals are fed to the programmable
AND-ARRAY. Names and sources of the input signals are shown in Table 3. The PB
signals, depending on user configuration, can either be macrocell feedbacks or inputs from
Port B.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com