| 数据搜索系统,热门电子元器件搜索 |
|
ST6255CB3 数据表(PDF) 53 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST6255CB3 数据表(HTML) 53 Page - STMicroelectronics |
|
53 / 86 page ![]() 53/86 ST62T55C ST62T65C/E65C A/D CONVERTER (Cont’d) Since the ADC is on the same chip as the micro- processor, the user should not switch heavily load- ed output signals during conversion, if high preci- sion is required. Such switching will affect the sup- ply voltages used as analog references. The accuracy of the conversion depends on the quality of the power supplies (VDD and VSS). The user must take special care to ensure a well regu- lated reference voltage is present on the VDD and VSS pins (power supply voltage variations must be less than 5V/ms). This implies, in particular, that a suitable decoupling capacitor is used at the VDD pin. The converter resolution is given by:: The Input voltage (Ain) which is to be converted must be constant for 1 µs before conversion and remain constant during conversion. Conversion resolution can be improved if the pow- er supply voltage (VDD) to the microcontroller is lowered. In order to optimise conversion resolution, the user can configure the microcontroller in WAIT mode, because this mode minimises noise disturbances and power supply variations due to output switch- ing. Nevertheless, the WAIT instruction should be executed as soon as possible after the beginning of the conversion, because execution of the WAIT instruction may cause a small variation of the VDD voltage. The negative effect of this variation is min- imized at the beginning of the conversion when the converter is less sensitive, rather than at the end of conversion, when the less significant bits are determined. The best configuration, from an accuracy stand- point, is WAIT mode with the Timer stopped. In- deed, only the ADC peripheral and the oscillator are then still working. The MCU must be woken up from WAIT mode by the ADC interrupt at the end of the conversion. It should be noted that waking up the microcontroller could also be done using the Timer interrupt, but in this case the Timer will be working and the resulting noise could affect conversion accuracy. One extra feature is available in the ADC to get a better accuracy. In fact, each ADC conversion has to be followed by a WAIT instruction to minimize the noise during the conversion. But the first con- version step is performed before the execution of the WAIT when most of clocks signals are still en- abled . The key is to synchronize the ADC start with the effective execution of the WAIT. This is achieved by setting ADC SYNC option. This way, ADC conversion starts in effective WAIT for maxi- mum accuracy. Note: With this extra option, it is mandatory to ex- ecute WAIT instruction just after ADC start instruc- tion. Insertion of any extra instruction may cause spurious interrupt request at ADC interrupt vector. A/D Converter Control Register (ADCR) Address: 0D1h — Read/Write Bit 7 = EAI: Enable A/D Interrupt. If this bit is set to “1” the A/D interrupt is enabled, when EAI=0 the interrupt is disabled. Bit 6 = EOC: End of conversion. Read Only. This read only bit indicates when a conversion has been completed. This bit is automatically reset to “0” when the STA bit is written. If the user is using the interrupt option then this bit can be used as an interrupt pending bit. Data in the data conversion register are valid only when this bit is set to “1”. Bit 5 = STA : Start of Conversion. Write Only. Writ- ing a “1” to this bit will start a conversion on the se- lected channel and automatically reset to “0” the EOC bit. If the bit is set again when a conversion is in progress, the present conversion is stopped and a new one will take place. This bit is write only, any attempt to read it will show a logical zero. Bit 4 = PDS : Power Down Selection. This bit acti- vates the A/D converter if set to “1”. Writing a “0” to this bit will put the ADC in power down mode (idle mode). Bit 3-0 = D3-D0. Not used A/D Converter Data Register (ADR) Address: 0D0h — Read only Bit 7-0 = D7-D0 : 8 Bit A/D Conversion Result. V DD V SS – 256 ---------------------------- 70 EAI EOC STA PDS D3 D2 D1 D0 70 D7 D6 D5 D4 D3 D2 D1 D0 53 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |