数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72311R 数据表(PDF) 45 Page - STMicroelectronics

部件名 ST72311R
功能描述  8-BIT MCU WITH NESTED INTERRUPTS, EEPROM, ADC, 16-BIT TIMERS, 8-BIT PWM ART, SPI, SCI, CAN INTERFACES
PDF  164 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72311R 数据表(HTML) 45 Page - STMicroelectronics

Back Button ST72311R Datasheet HTML 41Page - STMicroelectronics ST72311R Datasheet HTML 42Page - STMicroelectronics ST72311R Datasheet HTML 43Page - STMicroelectronics ST72311R Datasheet HTML 44Page - STMicroelectronics ST72311R Datasheet HTML 45Page - STMicroelectronics ST72311R Datasheet HTML 46Page - STMicroelectronics ST72311R Datasheet HTML 47Page - STMicroelectronics ST72311R Datasheet HTML 48Page - STMicroelectronics ST72311R Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 164 page
background image
ST72311R, ST72511R, ST72512R, ST72532R
45/164
9 MISCELLANEOUS REGISTERS
The miscellaneous registers allow control over
several features such as the external interrupts or
the I/Oalternate functions.
9.1 I/O PORT INTERRUPT SENSITIVITY
The external interrupt sensitivity is controlled by
the IPA, IPB and ISxx bits of the Miscellaneous
registers (Figure 27). This control allows to have
up to 4 fully independent external interrupt source
sensitivities.
Each external interrupt source can be generated
on four (or five) different events on the pin:
s
Falling edge
s
Rising edge
s
Falling and rising edge
s
Falling edge and low level
s
Rising edge and high level (only for ei0 and ei2)
To guarantee correct functionality, the sensitivity
bits in the MISCR registers must be modified only
when the I1 and I0 bits of the CC register are both
set to 1 (level 3). See I/O port register and Miscel-
laneous register descriptions for more details on
the programming.
9.2 I/O PORT ALTERNATE FUNCTIONS
The MISCR registers allow to manage four I/O port
miscellaneous alternate functions:
s
Main clock signal (fOSC/2) output on PF0
s
A Beep signal output on PF1 (with three
selectable audio frequencies)
s
A TLI management on a dedicated pin
s
A SPI SS pin internal control to use the PC7 I/O
port function while the SPI is active.
These functions are described in details in the
Section 9.3 ”MISCELLANEOUS REGISTERS” on
page 46.
Figure 27. External Interrupt Sources vs MISCR
ei0
INTER RUPT
SOURCE
ei1
INTERRUPT
SOURCE
IS20
IS21
MISCR1
SENSI TIVITY
CONTROL
PA3
PA2
MISCR2.IPA
PA1
PA0
PF2
PF1
PF0
ei2
INTERRUPT
SOURCE
ei3
INTERRUPT
SOURCE
IS10
IS11
MISCR1
SENSI TIVITY
CONTROL
PB3
PB2
MISCR2.IPB
PB1
PB0
PB7
PB6
PB5
PB4
SOURCES
SOURCES
SOURCES
SOURCES



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com