ST7265X datasheet(78/166 Pages) STMICROELECTRONICS

78 / 166 page

ST7265x

78/166

USB INTERFACE (Cont’d)

Bit 2= DTOG_TX

Data Toggle, for transmission

transfers.

This bit contains the required value of the toggle

bit (0=DATA0, 1=DATA1) for the next data packet.

DTOG_TX and DTOG_RX are normally updated

by hardware, on receipt of a relevant PID. They

can be also written by the user, both for testing

purposes and to force a specific (DATA0 or

DATA1) token.

Bits 1:0 = STAT_TX [1:0]

Status bits, for transmis-

sion transfers.

These bits contain the information about the end-

point status, which is listed below

Table 25. Transmission Status Encoding

These bits are written by software, but hardware

sets the STAT_TX bits to NAK when a correct

transfer (CTR=1) addressed to this endpoint has

occurred. This allows software to prepare the next

set of data to be transmitted.

Note: These bits are write protected in upload

mode (MOD[1:0] =01b in the EP2RXR register)

RECEPTION COUNTER REGISTER (CNT0RXR,

CNT1RXR)

Read/Write

Reset Value: 0000 0000 (00h)

This register contains the allocated buffer size for

endpoint 0 or 1 reception, setting the maximum

number of bytes the related endpoint can receive

with the next OUT (or SETUP for Endpoint 0)

transaction. At the end of a reception, the value of

this register is the max size decremented by the

number of bytes received (to determine the

number of bytes received, the software must sub-

tract the content of this register from the allocated

buffer size).

RECEPTION COUNTER REGISTER (CNT2RXR)

Read/Write

Reset Value: 0000 0000 (00h)

This register contains the allocated buffer size for

endpoint

reception,

setting

the

maximum

number of bytes the related endpoint can receive

with the next OUT transaction. At the end of a re-

ception, the value of this register is the maximum

size decremented by the number of bytes received

(to determine the number of bytes received, the

software must subtract the content of this register

from the allocated buffer size).

TRANSMISSION COUNTER REGISTER

(CNT0TXR, CNT1TXR)

Read/Write

Reset Value 0000 0000 (00h)

This register contains the number of bytes to be

transmitted by Endpoint 0 or 1 at the next IN token

addressed to it.

TRANSMISSION COUNTER REGISTER

(CNT2TXR)

Read/Write

Reset Value 0000 0000 (00h)

This register contains the number of bytes to be

transmitted by Endpoint 2 at the next IN token ad-

dressed to it.

STAT_TX1 STAT_TX0

Meaning

DISABLED: transmission

transfers cannot be executed.

STALL: the endpoint is stalled

and all transmission requests

result in a STALL handshake.

NAK: the endpoint is naked

and all transmission requests

result in a NAK handshake.

VALID: this endpoint is ena-

bled for transmission.

CNT4 CNT3 CNT2 CNT1 CNT0

CNT6 CNT5 CNT4 CNT3 CNT2 CNT CNT0

CNT4 CNT3 CNT2 CNT1 CNT0

CNT6 CNT5 CNT4 CNT3 CNT2 CNT1 CNT0

ST7265X 数据表(PDF) 78 Page - STMicroelectronics

ST7265X 数据表(HTML) 78 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST7265X 数据表(PDF) 78 Page - STMicroelectronics

ST7265X 数据表(HTML) 78 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载