ST7LITE25 datasheet(60/131 Pages) STMICROELECTRONICS

60 / 131 page

ST7LITE2

60/131

12-BIT AUTORELOAD TIMER (Cont’d)

11.2.6 Register Description

TIMER CONTROL STATUS REGISTER

(ATCSR)

Read / Write

Reset Value: 0x00 0000 (x0h)

Bit 7 = Reserved.

Bit 6 = ICF

Input Capture Flag.

This bit is set by hardware and cleared by software

by reading the ATICR register (a read access to

ATICRH or ATICRL will clear this flag). Writing to

this bit does not change the bit value.

0: No input capture

1: An input capture has occurred

Bit 5 = ICIE

IC Interrupt Enable.

This bit is set and cleared by software.

0: Input capture interrupt disabled

1: Input capture interrupt enabled

Bits 4:3 = CK[1:0]

Counter Clock Selection.

These bits are set and cleared by software and

cleared by hardware after a reset. They select the

clock frequency of the counter. The change be-

comes effective after an overflow.

Note 1: PWM mode is not available at this fre-

quency.

Note 2: ATICR counter may return inaccurate re-

sults when read. It is therefore not recommended

to use Input Capture mode at this frequency.

Bit 2 = OVF

Overflow Flag.

This bit is set by hardware and cleared by software

by reading the TCSR register. It indicates the tran-

sition of the counter from FFh to ATR value.

0: No counter overflow occurred

1: Counter overflow occurred

Bit 1 = OVFIE

Overflow Interrupt Enable.

This bit is read/write by software and cleared by

hardware after a reset.

0: OVF interrupt disabled.

1: OVF interrupt enabled.

Bit 0 = CMPIE

Compare Interrupt Enable.

This bit is read/write by software and cleared by

hardware after a reset. It can be used to mask the

interrupt generated when the CMPF bit is set.

0: CMPF interrupt disabled.

1: CMPF interrupt enabled.

COUNTER REGISTER HIGH (CNTRH)

Read only

Reset Value: 0000 0000 (000h)

COUNTER REGISTER LOW (CNTRL)

Read only

Reset Value: 0000 0000 (000h)

Bits 15:12 = Reserved.

Bits 11:0 = CNTR[11:0]

Counter Value.

This 12-bit register is read by software and cleared

by hardware after a reset. The counter is incre-

mented continuously as soon as a counter clok is

selected. To obtain the 12-bit value, software

should read the counter value in two consecutive

read operations, LSB first. When a counter over-

flow occurs, the counter restarts from the value

specified in the ATR register.

ICF

ICIE

CK1

CK0

OVF

OVFIE CMPIE

Counter Clock Selection

CK1

CK0

OFF

fLTIMER (1 ms timebase @ 8 MHz)

fCPU

32 MHz 2)

0000

CNTR

CNTR9 CNTR8

CNTR7 CNTR6 CNTR5 CNTR4 CNTR3 CNTR2 CNTR1 CNTR0

ST7LITE25 数据表(PDF) 60 Page - STMicroelectronics

ST7LITE25 数据表(HTML) 60 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载