AT89C5132-ROTIL datasheet(25/182 Pages) ATMEL

25 / 182 page

4173E–USB–09/07

AT89C5132

External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock peri-

ods in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2

mode, refer to the section “X2 Feature”, page 12.

Slow peripherals can be accessed by stretching the read and write cycles. This is done using the

M0 bit in AUXR register. Setting this bit changes the width of the RD and WR signals from 3 to

15 CPU clock periods.

For simplicity, the accompanying figures depict the bus cycle waveforms in idealized form and

do not provide precise timing information. For bus cycle timing parameters refer to the section

“AC Characteristics”.

Figure 8-4.

External Data Read Waveforms

Notes:

1. RD signal may be stretched using M0 bit in AUXR register.

2. When executing MOVX @Ri instruction, P2 outputs SFR content.

3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 out-

puts SFR content instead of DPH.

Figure 8-5.

External Data Write Waveforms

Notes:

1. WR signal may be stretched using M0 bit in AUXR register.

2. When executing MOVX @Ri instruction, P2 outputs SFR content.

3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 out-

puts SFR content instead of DPH.

ALE

RD(1)

DPL or Ri

D7:0

DPH or P2(2),(3)

CPU Clock

ALE

WR(1)

DPL or Ri

D7:0

CPU Clock

DPH or P2(2),(3)

AT89C5132-ROTIL 数据表(PDF) 25 Page - ATMEL Corporation

AT89C5132-ROTIL 数据表(HTML) 25 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载