数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STLC5412 数据表(PDF) 21 Page - STMicroelectronics

部件名 STLC5412
功能描述  2B1Q U INTERFACE DEVICE ENHANCED WITH DECT MODE
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STLC5412 数据表(HTML) 21 Page - STMicroelectronics

Back Button STLC5412 Datasheet HTML 17Page - STMicroelectronics STLC5412 Datasheet HTML 18Page - STMicroelectronics STLC5412 Datasheet HTML 19Page - STMicroelectronics STLC5412 Datasheet HTML 20Page - STMicroelectronics STLC5412 Datasheet HTML 21Page - STMicroelectronics STLC5412 Datasheet HTML 22Page - STMicroelectronics STLC5412 Datasheet HTML 23Page - STMicroelectronics STLC5412 Datasheet HTML 24Page - STMicroelectronics STLC5412 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 74 page
background image
Data is transmitted in both directions at half the
data clock rate. The information is clocked by the
transmitter on the front edge of the data clock and
can be accepted by the receiver after 1 to 1.5 pe-
riod of the data clock.
The data clock (BCLK) is a square wave signal at
twice the data transmission frequency on Bx and
Br with a 1 to 1 duty cycle. The frequency can be
choosen from 512
to 6176 kHz with 16 kHz
modularity. Data transmission rate depends only
on the data clock rate.
The Frame Clock FSa is a 8 kHz signal for syn-
chronization of data transmission. The front edge
of this signal gives the time reference of the first
bit in the first GCI input and output channel, and
reset the slot counter at the start of each frame.
When some GCI channels are not selected on
devices connected to the same GCI link, these
time slots are free for alternative uses.
GCI configuration selection is done by biasing of
input pins MW, M0, CONF1, CONF2 according to
Table 1.
Table 1: GCI Configuration selection.
Pin Number
Pin name
Configuration
PLCC44
DIP28
LT/NT12 (1)
NT/TE
NT1-AUTO
LT-RR-AUTO
NT-RR-AUTO
43
28
MW
0000
0
42
27
M0
0111
1
27
19
S1/CONF1
S1
0
1
1
0
25
17
S2/CONF2
S2
1
1
0
0
10
7
S0/FSb/TEST2
S0
FSb
TEST2
TEST2
TEST2
26
18
IO1/ES1 (2)
IO1
IO1
ES1
PLDD
ES1
24
16
IO2/ES2 (2)
IO2
IO2
ES2
EC
ES2
23
15
IO3/EC (2)
IO3
IO3
EC
LFS
LFS
22
14
IO4/TEST1 (2)
IO4
IO4
TEST1
TEST1
TEST1
35
22
SFSx/RFS (2)
SFSx
SFSx
SFSx
RFS
RFS
(1) Differentation between LT and NT configuration done by bit NTS in CR2 register; GCI in slave mode.
When NT1-AUTO or NT-RR-AUTO configuration is selected, BCLK bit clock frequency of 512 kHz is
automatically selected
When NT configuration is selected, BCLK bit clock frequency of 1536 kHz is automatically selected.
(2) Connected to VCC through internal pull-up resistors.
STLC5412
21/74



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com