STMPE1601 datasheet(14/61 Pages) STMICROELECTRONICS

14 / 61 page

I2C interface

STMPE1601

14/61

6.2

Start condition

A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state.

A Start condition must precede any data/command transfer. The device continuously

monitors for a Start condition and does not respond to any transaction unless one is

encountered.

6.3

Stop condition

A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state.

A Stop condition terminates the communication between the slave device and bus master. A

read command that is followed by NoAck can be followed by a Stop condition to force the

slave device into idle mode. When the slave device is in idle mode, it is ready to receive the

next I2C transaction. A Stop condition at the end of a write command stops the write

operation to the registers.

6.4

Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter

releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls

the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave

the SDATA in high state if it would to not acknowledge the receipt of the data.

6.5

Data input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA

signal must be stable during the rising edge of SCLK and the SDATA signal must change

only when SCLK is driven low.

6.6

Slave device address

The slave device address is a 7 or 10-bit address, where the least significant 3-bit are

programmable. These 3-bit values will be loaded in once upon reset and after that these 3

pins no longer be needed with the exception during General Call. Up to 8 STMPE1601

devices can be connected on a single I2C bus.

6.7

Memory addressing

For the bus master to communicate to the slave device, the bus master must initiate a Start

condition and followed by the slave device address. Accompanying the slave device

address, there is a Read/Write bit (R/W). The bit is set to 1 for Read and 0 for Write

operation.

If a match occurs on the slave device address, the corresponding device gives an

acknowledgement on the SDA during the 9th bit time. If there is no match, it deselects itself

from the bus by not responding to the transaction.

STMPE1601 数据表(PDF) 14 Page - STMicroelectronics

STMPE1601 数据表(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

数据表下载