PM6670STR datasheet(6/53 Pages) STMICROELECTRONICS

6 / 53 page

Pin settings

PM6670S

6/53

2.2

Pin description

Table 2.

Pin functions

N°

Function

VTTGND

LDO power ground. Connect to negative terminal of VTT output capacitor.

2VTTSNS

LDO remote sensing. Connect as close as possible to the load via a low

noise PCB trace.

3DDRSEL

DDR voltage selector (if MODE is tied to VCC) or Pulse-Skip/No-Audible

Pulse-Skip Selector in Adjustable Mode (MODE voltage lower than 3 V).

See Section 7.1.4: Mode-of-operation selection on page 29.

4VTTREF

Low Noise Buffered DDR Reference Voltage. A 22 nF (minimum) ceramic

bypass capacitor is required in order to achieve stability.

5SGND

Ground reference for analog circuitry, control logic and VTTREF buffer.

Connect together with the thermal pad and VTTGND to a low impedance

ground plane. See the Application Note for details.

6AVCC

+5 V supply for internal logic. Connect to +5 V rail through a simple RC

filtering network.

7VREF

High accuracy output Voltage Reference (1.237 V) for multilevel pins setting.

It can deliver up to 50

µA. Connect a 100 nF capacitor between VREF and

SGND in order to enhance noise rejection.

8VOSC

Frequency selection. Connect to the central tap of a resistor divider to set

the desired switching frequency. The pin cannot be left floating. See

Section 7: Device description on page 19

VSNS

VDDQ output remote sensing. Discharge path for VDDQ in Non-Tracking

Discharge. Input for internal resistor divider that provides VDDQ/2 to

VTTREF and VTT. Connect as close as possible to the load via a low noise

PCB trace.

MODE

Mode of operation selector. If MODE pin voltage is higher than 4 V, the fixed

output mode is selected. If MODE pin voltage is lower than 4 V, it is used as

negative input of the error amplifier. See Section 7.1.4: Mode-of-operation

selection on page 29.

COMP

DC voltage error compensation Input for the switching section. Refer

Section 7.1.4: Mode-of-operation selection on page 29.

DSCG

Discharge mode selection. Refer to Section 7.1.8: VDDQ output discharge

on page 33 for Tracking/Non-tracking Discharge or No-Discharge options.

Switching controller enable. Connect to S5 system status signal to meet S0-

S5 power management states compliance. See Section : Power

management section on page 12

Linear regulator enable. Connect to S3 system status signal to meet S0-S5

power management states compliance. See Section : Power management

section on page 12

Power good Signal (open drain output). High when VDDQ output voltage is

within ±10 % of nominal value.

PGND

Power ground for the switching section.

LGATE

Low-side gate driver output.

PM6670STR 数据表(PDF) 6 Page - STMicroelectronics

PM6670STR 数据表(HTML) 6 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

数据表下载