数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STW5098 数据表(PDF) 45 Page - STMicroelectronics

部件名 STW5098
功能描述  Dual low power asynchronous stereo audio Codec with integrated power amplifiers
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STW5098 数据表(HTML) 45 Page - STMicroelectronics

Back Button STW5098 Datasheet HTML 41Page - STMicroelectronics STW5098 Datasheet HTML 42Page - STMicroelectronics STW5098 Datasheet HTML 43Page - STMicroelectronics STW5098 Datasheet HTML 44Page - STMicroelectronics STW5098 Datasheet HTML 45Page - STMicroelectronics STW5098 Datasheet HTML 46Page - STMicroelectronics STW5098 Datasheet HTML 47Page - STMicroelectronics STW5098 Datasheet HTML 48Page - STMicroelectronics STW5098 Datasheet HTML 49Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 86 page
background image
Control registers
STw5098
44/85
3
ADSPIM
1
0
AD interface in SPI mode sends one channel (left)
AD interface in SPI mode sends two channels (alternated, left first)
0
2-0
ADWL(2:0)
000
001
010
011
100
AD interface word length
16 bit
18 bit
20 bit
24 bit
32 bit
000
Table 22.
CR28 description
Bits
Name
Value
CR28 description
Def.
7AMCKINV
1
0
AMCK is inverted
AMCK is not inverted
0
6DACKP
1
0
DA Bit clock pin (DA_CK) polarity is inverted
DA Bit clock pin (DA_CK) polarity is not inverted
0
5
DASYNCP
1
0
DSP and PCM formats in DA interface
Non delayed format
Delayed format
0
1
0
Delayed, left-aligned, right-aligned and SPI formats in DA interface
DA sync pin (DA_SYNC) polarity is inverted
DA sync pin (DA_SYNC) polarity is not inverted
4DAMONO
1
0
Mono mode: (L+R)/2 from Audio Interface is used on both DAC
channels
Stereo mode
0
3
ADCKP
1
0
AD Bit clock pin (AD_CK) polarity is inverted
AD Bit clock pin (AD_CK) polarity is not inverted
0
2
ADSYNCP
1
0
DSP and PCM formats in AD interface
Non delayed format
Delayed format
0
1
0
Delayed, left-aligned, right-aligned and SPI formats in AD interface
DA sync pin (DA_SYNC) polarity is inverted
DA sync pin (DA_SYNC) polarity is not inverted
1ADMONO
1
0
Mono mode: (L+R)/2 from ADC is sent to both channels in the Audio
interface
Stereo mode
0
0
ADHIZ
1
0
AD data pin (AD_DATA) is in high impedance state when no data is
available
AD data pin (AD_DATA) is forced to 0 when no data is available
0
Table 21.
CR27 description (continued)
Bits
Name
Value
CR27 description
Def.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com