数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STPC0375BTI3 数据表(PDF) 19 Page - STMicroelectronics

部件名 STPC0375BTI3
功能描述  PC Compatible Embeded Microprocessor
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STPC0375BTI3 数据表(HTML) 19 Page - STMicroelectronics

Back Button STPC0375BTI3 Datasheet HTML 15Page - STMicroelectronics STPC0375BTI3 Datasheet HTML 16Page - STMicroelectronics STPC0375BTI3 Datasheet HTML 17Page - STMicroelectronics STPC0375BTI3 Datasheet HTML 18Page - STMicroelectronics STPC0375BTI3 Datasheet HTML 19Page - STMicroelectronics STPC0375BTI3 Datasheet HTML 20Page - STMicroelectronics STPC0375BTI3 Datasheet HTML 21Page - STMicroelectronics STPC0375BTI3 Datasheet HTML 22Page - STMicroelectronics STPC0375BTI3 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 51 page
background image
PIN DESCRIPTION
19/51
Issue 1.2
ISAOE#
Bidirectional OE Control. This signal con-
trols the OE signal of the external transceiver that
connects the IDE DD bus and ISA SA bus.
GPIOCS#
I/O General Purpose Chip Select 1.
This output signal is used by the external latch on
ISA bus to latch the data on the SD[7:0] bus. The
latch can be use by PMU unit to control the exter-
nal peripheral devices to power down or any other
desired function.
This pin is also serves as a strap input during re-
set.
2.2.9 IDE CONTROL
PIRQ
Primary Interrupt Request. Interrupt request
from primary IDE channel.
SIRQ
Secondary Interrupt Request. Interrupt re-
quest from secondary IDE channel.
PDRQ
Primary DMA Request. DMA request from
primary IDE channel.
SDRQ
Secondary DMA Request. DMA request
from secondary IDE channel.
PDACK#
Primary DMA Acknowledge. DMA ack-
noledge to primary IDE channel.
SDACK#
Secondary DMA Acknowledge. DMA
acknoledge to secondary IDE channel.
PIOR#
Primary I/O Read. Primary channel read.
Active low output.
PIOW#
Primary I/O Write. Primary channel write.
Active low output.
SIOR#
Secondary I/O Read Secondary channel
read. Active low output.
SIOW#
Secondary I/O Write Secondary channel
write. Active low output.
2.2.10 IPC
IRQ_MUX[3:0]
Multiplexed Interrupt Request.
These are the ISA bus interrupt signals. They are
to be encoded before connection to the STPC
Consumer using ISACLK and ISACLKX2 as the
input selection strobes.
Note that IRQ8B, which by convention is connect-
ed to the RTC, is inverted before being sent to the
interrupt controller, so that it may be connected di-
rectly to the IRQ pin of the RTC.
PCI_INT[3:0]
PCI Interrupt Request. These are
the PCI bus interrupt signals. They are to be en-
coded before connection to the STPC Consumer
using ISACLK and ISACLKX2 as the input selec-
tion strobes.
DREQ_MUX[1:0]
ISA Bus Multiplexed DMA Re-
quest. These are the ISA bus DMA request sig-
nals. They are to be encoded before connection to
the
STPC
Consumer
using
ISACLK
and
ISACLKX2 as the input selection strobes.
DACK_ENC[2:0]
DMA Acknowledge. These are
the ISA bus DMA acknowledge signals. They are
encoded by the STPC Consumer before output
and should be decoded externally using ISACLK
and ISACLKX2 as the control strobes.
TC
ISA Terminal Count. This is the terminal count
output of the DMA controller and is connected to
the TC line of the ISA bus. It is asserted during the
last DMA transfer, when the byte count expires.
SPKRD
Speaker Drive. This the output to the
speaker and is AND of the counter 2 output with
bit 1 of Port 61, and drives an external speaker
driver. This output should be connected to 7407
type high voltage driver.
2.2.11 X-Bus Interface pins / IDE Data
RMRTCCS# / DD[15]
ROM/Real Time clock chip
select. This pin is a multi-function pin. When
ISAOE# is active, this signal is used as RM-
RTCCS#. This signal is asserted if a ROM access
is decoded during a memory cycle. It should be
combined with MEMR# or MEMW# signals to
properly access the ROM. During a IO cycle, this
signal is asserted if access to the Real Time Clock
(RTC) is decoded. It should be combined with IOR
or IOW# signals to properly access the real time
clock.
When ISAOE# is inactive, this signal is used as
IDE DD[15] signal.
This signal must be ORed externally with ISAOE#
and is then connected to ROM and RTC. An
LS244 or equivalent function can be used if OE# is
connected to ISAOE# and the output is provided
with a weak pull-up resistor.
KBCS# / DD[14]
Keyboard Chip Select. This pin
is a multi-function pin. When ISAOE# is active,
this signal is used as KBCS#. This signal is assert-
ed if a keyboard access is decoded during a I/O
cycle.
When ISAOE# is inactive, this signal is used as
IDE DD[14] signal.
This signal must be ORed externally with ISAOE#
and is then connected to keyboard. An LS244 or
equivalent function can be used if OE# is connect-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com